OpenCores
URL https://opencores.org/ocsvn/embedded_risc/embedded_risc/trunk

Subversion Repositories embedded_risc

[/] [embedded_risc/] [trunk/] [Verilog/] [sdram_mux.v] - Blame information for rev 27

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 26 hosseinami
/*********************************************************
2
 MODULE:                Sub Level SDRAM Data Multiplexer
3
 
4
 FILE NAME:     sdram_mux.v
5
 VERSION:       1.0
6
 DATE:          April 28th, 2002
7
 AUTHOR:                Hossein Amidi
8
 COMPANY:
9
 CODE TYPE:     Register Transfer Level
10
 
11
 DESCRIPTION:   This module is the sub level RTL code of SDRAM Controller ASIC verilog
12
 code. It will generate a multiplexor for SDRAM data path.
13
 
14
 
15
 Hossein Amidi
16
 (C) April 2002
17
 
18
*********************************************************/
19
 
20
// DEFINES
21
`timescale 1ns / 10ps
22
 
23
module sdram_mux(       // Input
24
                                                sdram_out,
25
                                                oe,
26
                                                // Output
27
                                                dq
28
                                                );
29
 
30
 
31
// Parameter
32
`include        "parameter.v"
33
 
34
// Input
35
input [data_size - 1 : 0]sdram_out;
36
input oe;
37
 
38
// Output
39
output [data_size - 1 : 0]dq;
40
 
41
// Internal wire and reg signals
42
 
43
 
44
// Assignment
45
assign dq = oe ? sdram_out : 32'hzzzz_zzzz;
46
 
47
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.