OpenCores
URL https://opencores.org/ocsvn/esoc/esoc/trunk

Subversion Repositories esoc

[/] [esoc/] [trunk/] [Simulation/] [Memory_init/] [esoc_ram_4kx1.mif] - Blame information for rev 50

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 41 lmaarsen
-- Copyright (C) 1991-2008 Altera Corporation
2
-- Your use of Altera Corporation's design tools, logic functions
3
-- and other software and tools, and its AMPP partner logic
4
-- functions, and any output files from any of the foregoing
5
-- (including device programming or simulation files), and any
6
-- associated documentation or information are expressly subject
7
-- to the terms and conditions of the Altera Program License
8
-- Subscription Agreement, Altera MegaCore Function License
9
-- Agreement, or other applicable license agreement, including,
10
-- without limitation, that your use is for the sole purpose of
11
-- programming logic devices manufactured by Altera and sold by
12
-- Altera or its authorized distributors.  Please refer to the
13
-- applicable agreement for further details.
14
 
15
-- Quartus II generated Memory Initialization File (.mif)
16
 
17
WIDTH=1;
18
DEPTH=4096;
19
 
20
ADDRESS_RADIX=HEX;
21
DATA_RADIX=HEX;
22
 
23
CONTENT BEGIN
24
        [0000..0001]  :   1;
25
        [0002..0FFF]  :   0;
26
END;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.