OpenCores
URL https://opencores.org/ocsvn/esoc/esoc/trunk

Subversion Repositories esoc

[/] [esoc/] [trunk/] [Simulation/] [Memory_init/] [test_meminit_6.do] - Blame information for rev 56

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 41 lmaarsen
# Fill MAC Address Learning Table
2
#
3
# Address       Hash        Single hit
4
# 007102240600  12D8  4824  Yes
5
# 007102240601  0340  0832  Yes
6
# 007102240602  0070  0112  Yes
7
# 007102240603  11E8  4584  Yes
8
# 007102240604  0610  1552  Yes
9
# 007102240605  1788  6024  Yes
10
# 007102240606  14B8  5304  Yes
11
# 007102240607  0520  1312  Yes
12
#
13
mem load    -filltype value -fillradix hex -filldata C0001001007102240600  /esoc_tb/esoc_tb/u6/u2/altsyncram_component/memory/m_mem_data_a(4831)
14
mem load    -filltype value -fillradix hex -filldata C0001001007102240600  /esoc_tb/esoc_tb/u6/u2/altsyncram_component/memory/m_mem_data_b(4831)
15
#
16
mem load    -filltype value -fillradix hex -filldata C0080001007102240607  /esoc_tb/esoc_tb/u6/u2/altsyncram_component/memory/m_mem_data_a(1319)
17
mem load    -filltype value -fillradix hex -filldata C0080001007102240607  /esoc_tb/esoc_tb/u6/u2/altsyncram_component/memory/m_mem_data_b(1319)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.