OpenCores
URL https://opencores.org/ocsvn/esoc/esoc/trunk

Subversion Repositories esoc

[/] [esoc/] [trunk/] [Simulation/] [Modelsim/] [init.do] - Blame information for rev 56

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 41 lmaarsen
# ---------------------------------------------------------------------------------
2
# INIT SCRIPT
3
# ---------------------------------------------------------------------------------
4
 puts "=============================================================================="
5
 puts "INIT MACRO - SYNTAX: do init.do "
6
 puts "=============================================================================="
7
# ---------------------------------------------------------------------------------
8
# PROJECT ENVIRONMENTS
9
# ---------------------------------------------------------------------------------
10
 set path_project_files ""
11
 set path_log_files     "Simulation/Logs"
12
 set path_script_files  "Simulation/Scripts"
13
 set path_wave_files    "Simulation/Waves"
14
 set path_meminit_files "Simulation/Memory_Init"
15 54 lmaarsen
 set path_msim_files    "Simulation/Modelsim"
16 41 lmaarsen
#
17
 if {$1 == "home"} {
18
 puts "==========================="
19
 puts "HOME ENVIRONMENT SELECTED"
20
 puts "==========================="
21
 set path_project_files "d:/Documenten/Projects/ESoC"
22
 } elseif {$1 == "work"} {
23
 puts "==========================="
24
 puts "WORK ENVIRONMENT SELECTED"
25
 puts "==========================="
26
 set path_project_files "c:/data/temp/ESoC"
27
 } else {
28
 puts "==========================="
29
 puts "NO ENVIRONMENT SELECTED"
30
 puts "==========================="}
31
#
32
# ---------------------------------------------------------------------------------
33
# DESIGN ENVIRONMENTS
34
# ---------------------------------------------------------------------------------
35
 set   path_design_files_altera   "Sources/altera"
36
 set   path_design_files_ease     "Sources/esoc.ews/design.hdl"
37
 set   path_design_files_logixa   "Sources/logixa"
38
#
39
 puts "=============================================================================="
40
 puts "Ready to use BUILD.DO to compile the design and RUN.DO to perform a simulation."
41
 puts "=============================================================================="

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.