| 1 |
42 |
lmaarsen |
# Copyright (C) 1991-2008 Altera Corporation
|
| 2 |
|
|
# Your use of Altera Corporation's design tools, logic functions
|
| 3 |
|
|
# and other software and tools, and its AMPP partner logic
|
| 4 |
|
|
# functions, and any output files from any of the foregoing
|
| 5 |
|
|
# (including device programming or simulation files), and any
|
| 6 |
|
|
# associated documentation or information are expressly subject
|
| 7 |
|
|
# to the terms and conditions of the Altera Program License
|
| 8 |
|
|
# Subscription Agreement, Altera MegaCore Function License
|
| 9 |
|
|
# Agreement, or other applicable license agreement, including,
|
| 10 |
|
|
# without limitation, that your use is for the sole purpose of
|
| 11 |
|
|
# programming logic devices manufactured by Altera and sold by
|
| 12 |
|
|
# Altera or its authorized distributors. Please refer to the
|
| 13 |
|
|
# applicable agreement for further details.
|
| 14 |
|
|
|
| 15 |
|
|
|
| 16 |
|
|
# The default values for assignments are stored in the file
|
| 17 |
|
|
# esoc_assignment_defaults.qdf
|
| 18 |
|
|
# If this file doesn't exist, and for assignments not listed, see file
|
| 19 |
|
|
# assignment_defaults.qdf
|
| 20 |
|
|
|
| 21 |
|
|
# Altera recommends that you do not modify this file. This
|
| 22 |
|
|
# file is updated automatically by the Quartus II software
|
| 23 |
|
|
# and any changes you make may be lost or overwritten.
|
| 24 |
|
|
|
| 25 |
|
|
|
| 26 |
|
|
set_global_assignment -name FAMILY "Stratix II"
|
| 27 |
|
|
set_global_assignment -name DEVICE AUTO
|
| 28 |
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 8.1
|
| 29 |
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:50:18 NOVEMBER 04, 2013"
|
| 30 |
|
|
set_global_assignment -name LAST_QUARTUS_VERSION 8.1
|
| 31 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/altera/esoc_ram_8kx80/esoc_ram_8kx80.vhd" -library work
|
| 32 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/altera/esoc_fifo_nkx80/esoc_fifo_128x80.vhd" -library work
|
| 33 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/altera/esoc_pll1_c3/esoc_pll1_c3.vhd" -library work
|
| 34 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/altera/esoc_pll2_c3/esoc_pll2_c3.vhd" -library work
|
| 35 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/altera/esoc_rom_nkx32/esoc_rom_2kx32.vhd" -library work
|
| 36 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/altera/esoc_port_mac/esoc_port_mac.vhd" -library work
|
| 37 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/altera/esoc_fifo_nkx16/esoc_fifo_256x16.vhd" -library work
|
| 38 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/altera/esoc_ram_4kx1/esoc_ram_4kx1.vhd" -library work
|
| 39 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/altera/esoc_fifo_nkx32/esoc_fifo_256x32.vhd" -library work
|
| 40 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/altera/esoc_fifo_nkx112/esoc_fifo_256x112.vhd" -library work
|
| 41 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/altera/esoc_fifo_nkx32x64/esoc_fifo_2kx32x64.vhd" -library work
|
| 42 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/altera/esoc_fifo_nkx32x64/esoc_fifo_2kx64x32.vhd" -library work
|
| 43 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/package_hash10_24b.vhd" -library work
|
| 44 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/package_esoc_configuration.vhd" -library work
|
| 45 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_port_storage.vhd" -library work
|
| 46 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_port_processor_control.vhd" -library work
|
| 47 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_port_processor_outbound.vhd" -library work
|
| 48 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_port_processor_inbound.vhd" -library work
|
| 49 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_port_processor_search.vhd" -library work
|
| 50 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_port_processor.vhd" -library work
|
| 51 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_port_mal_clock.vhd" -library work
|
| 52 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_port_mal_outbound.vhd" -library work
|
| 53 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_port_mal_inbound.vhd" -library work
|
| 54 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_port_mal_control.vhd" -library work
|
| 55 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_port_mal.vhd" -library work
|
| 56 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_port_interface.vhd" -library work
|
| 57 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_port.vhd" -library work
|
| 58 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_clk_en_gen.vhd" -library work
|
| 59 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_search_engine_sa_store.vhd" -library work
|
| 60 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_search_engine_control.vhd" -library work
|
| 61 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_search_engine_sa.vhd" -library work
|
| 62 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_search_engine_da.vhd" -library work
|
| 63 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_search_engine.vhd" -library work
|
| 64 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_bus_arbiter.vhd" -library work
|
| 65 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_reset.vhd" -library work
|
| 66 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc_control.vhd" -library work
|
| 67 |
|
|
set_global_assignment -name VHDL_FILE "C:/data/temp/1. eSoc/2. Sources/esoc.ews/design.hdl/esoc.vhd" -library work
|
| 68 |
|
|
set_global_assignment -name TOP_LEVEL_ENTITY esoc
|
