1 |
42 |
lmaarsen |
-- megafunction wizard: %FIFO%
|
2 |
|
|
-- GENERATION: STANDARD
|
3 |
|
|
-- VERSION: WM1.0
|
4 |
|
|
-- MODULE: dcfifo_mixed_widths
|
5 |
|
|
|
6 |
|
|
-- ============================================================
|
7 |
|
|
-- File Name: esoc_fifo_2kx32x64.vhd
|
8 |
|
|
-- Megafunction Name(s):
|
9 |
|
|
-- dcfifo_mixed_widths
|
10 |
|
|
--
|
11 |
|
|
-- Simulation Library Files(s):
|
12 |
|
|
-- altera_mf
|
13 |
|
|
-- ============================================================
|
14 |
|
|
-- ************************************************************
|
15 |
|
|
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
|
16 |
|
|
--
|
17 |
|
|
-- 8.1 Build 163 10/28/2008 SJ Full Version
|
18 |
|
|
-- ************************************************************
|
19 |
|
|
|
20 |
|
|
|
21 |
|
|
--Copyright (C) 1991-2008 Altera Corporation
|
22 |
|
|
--Your use of Altera Corporation's design tools, logic functions
|
23 |
|
|
--and other software and tools, and its AMPP partner logic
|
24 |
|
|
--functions, and any output files from any of the foregoing
|
25 |
|
|
--(including device programming or simulation files), and any
|
26 |
|
|
--associated documentation or information are expressly subject
|
27 |
|
|
--to the terms and conditions of the Altera Program License
|
28 |
|
|
--Subscription Agreement, Altera MegaCore Function License
|
29 |
|
|
--Agreement, or other applicable license agreement, including,
|
30 |
|
|
--without limitation, that your use is for the sole purpose of
|
31 |
|
|
--programming logic devices manufactured by Altera and sold by
|
32 |
|
|
--Altera or its authorized distributors. Please refer to the
|
33 |
|
|
--applicable agreement for further details.
|
34 |
|
|
|
35 |
|
|
|
36 |
|
|
LIBRARY ieee;
|
37 |
|
|
USE ieee.std_logic_1164.all;
|
38 |
|
|
|
39 |
|
|
LIBRARY altera_mf;
|
40 |
|
|
USE altera_mf.all;
|
41 |
|
|
|
42 |
|
|
ENTITY esoc_fifo_2kx32x64 IS
|
43 |
|
|
PORT
|
44 |
|
|
(
|
45 |
|
|
aclr : IN STD_LOGIC := '0';
|
46 |
|
|
data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
|
47 |
|
|
rdclk : IN STD_LOGIC ;
|
48 |
|
|
rdreq : IN STD_LOGIC ;
|
49 |
|
|
wrclk : IN STD_LOGIC ;
|
50 |
|
|
wrreq : IN STD_LOGIC ;
|
51 |
|
|
q : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
|
52 |
|
|
rdempty : OUT STD_LOGIC ;
|
53 |
|
|
rdusedw : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
|
54 |
|
|
wrfull : OUT STD_LOGIC ;
|
55 |
|
|
wrusedw : OUT STD_LOGIC_VECTOR (10 DOWNTO 0)
|
56 |
|
|
);
|
57 |
|
|
END esoc_fifo_2kx32x64;
|
58 |
|
|
|
59 |
|
|
|
60 |
|
|
ARCHITECTURE SYN OF esoc_fifo_2kx32x64 IS
|
61 |
|
|
|
62 |
|
|
SIGNAL sub_wire0 : STD_LOGIC ;
|
63 |
|
|
SIGNAL sub_wire1 : STD_LOGIC_VECTOR (10 DOWNTO 0);
|
64 |
|
|
SIGNAL sub_wire2 : STD_LOGIC ;
|
65 |
|
|
SIGNAL sub_wire3 : STD_LOGIC_VECTOR (63 DOWNTO 0);
|
66 |
|
|
SIGNAL sub_wire4 : STD_LOGIC_VECTOR (9 DOWNTO 0);
|
67 |
|
|
|
68 |
|
|
|
69 |
|
|
|
70 |
|
|
COMPONENT dcfifo_mixed_widths
|
71 |
|
|
GENERIC (
|
72 |
|
|
intended_device_family : STRING;
|
73 |
|
|
lpm_hint : STRING;
|
74 |
|
|
lpm_numwords : NATURAL;
|
75 |
|
|
lpm_showahead : STRING;
|
76 |
|
|
lpm_type : STRING;
|
77 |
|
|
lpm_width : NATURAL;
|
78 |
|
|
lpm_widthu : NATURAL;
|
79 |
|
|
lpm_widthu_r : NATURAL;
|
80 |
|
|
lpm_width_r : NATURAL;
|
81 |
|
|
overflow_checking : STRING;
|
82 |
|
|
rdsync_delaypipe : NATURAL;
|
83 |
|
|
underflow_checking : STRING;
|
84 |
|
|
use_eab : STRING;
|
85 |
|
|
write_aclr_synch : STRING;
|
86 |
|
|
wrsync_delaypipe : NATURAL
|
87 |
|
|
);
|
88 |
|
|
PORT (
|
89 |
|
|
wrclk : IN STD_LOGIC ;
|
90 |
|
|
rdempty : OUT STD_LOGIC ;
|
91 |
|
|
rdreq : IN STD_LOGIC ;
|
92 |
|
|
wrusedw : OUT STD_LOGIC_VECTOR (10 DOWNTO 0);
|
93 |
|
|
aclr : IN STD_LOGIC ;
|
94 |
|
|
wrfull : OUT STD_LOGIC ;
|
95 |
|
|
rdclk : IN STD_LOGIC ;
|
96 |
|
|
q : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
|
97 |
|
|
wrreq : IN STD_LOGIC ;
|
98 |
|
|
data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
|
99 |
|
|
rdusedw : OUT STD_LOGIC_VECTOR (9 DOWNTO 0)
|
100 |
|
|
);
|
101 |
|
|
END COMPONENT;
|
102 |
|
|
|
103 |
|
|
BEGIN
|
104 |
|
|
rdempty <= sub_wire0;
|
105 |
|
|
wrusedw <= sub_wire1(10 DOWNTO 0);
|
106 |
|
|
wrfull <= sub_wire2;
|
107 |
|
|
q <= sub_wire3(63 DOWNTO 0);
|
108 |
|
|
rdusedw <= sub_wire4(9 DOWNTO 0);
|
109 |
|
|
|
110 |
|
|
dcfifo_mixed_widths_component : dcfifo_mixed_widths
|
111 |
|
|
GENERIC MAP (
|
112 |
|
|
intended_device_family => "Cyclone III",
|
113 |
|
|
lpm_hint => "RAM_BLOCK_TYPE=M9K",
|
114 |
|
|
lpm_numwords => 2048,
|
115 |
|
|
lpm_showahead => "ON",
|
116 |
|
|
lpm_type => "dcfifo",
|
117 |
|
|
lpm_width => 32,
|
118 |
|
|
lpm_widthu => 11,
|
119 |
|
|
lpm_widthu_r => 10,
|
120 |
|
|
lpm_width_r => 64,
|
121 |
|
|
overflow_checking => "OFF",
|
122 |
|
|
rdsync_delaypipe => 3,
|
123 |
|
|
underflow_checking => "OFF",
|
124 |
|
|
use_eab => "ON",
|
125 |
|
|
write_aclr_synch => "ON",
|
126 |
|
|
wrsync_delaypipe => 3
|
127 |
|
|
)
|
128 |
|
|
PORT MAP (
|
129 |
|
|
wrclk => wrclk,
|
130 |
|
|
rdreq => rdreq,
|
131 |
|
|
aclr => aclr,
|
132 |
|
|
rdclk => rdclk,
|
133 |
|
|
wrreq => wrreq,
|
134 |
|
|
data => data,
|
135 |
|
|
rdempty => sub_wire0,
|
136 |
|
|
wrusedw => sub_wire1,
|
137 |
|
|
wrfull => sub_wire2,
|
138 |
|
|
q => sub_wire3,
|
139 |
|
|
rdusedw => sub_wire4
|
140 |
|
|
);
|
141 |
|
|
|
142 |
|
|
|
143 |
|
|
|
144 |
|
|
END SYN;
|
145 |
|
|
|
146 |
|
|
-- ============================================================
|
147 |
|
|
-- CNX file retrieval info
|
148 |
|
|
-- ============================================================
|
149 |
|
|
-- Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0"
|
150 |
|
|
-- Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1"
|
151 |
|
|
-- Retrieval info: PRIVATE: AlmostFull NUMERIC "0"
|
152 |
|
|
-- Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1"
|
153 |
|
|
-- Retrieval info: PRIVATE: CLOCKS_ARE_SYNCHRONIZED NUMERIC "1"
|
154 |
|
|
-- Retrieval info: PRIVATE: Clock NUMERIC "4"
|
155 |
|
|
-- Retrieval info: PRIVATE: Depth NUMERIC "2048"
|
156 |
|
|
-- Retrieval info: PRIVATE: Empty NUMERIC "1"
|
157 |
|
|
-- Retrieval info: PRIVATE: Full NUMERIC "1"
|
158 |
|
|
-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
|
159 |
|
|
-- Retrieval info: PRIVATE: LE_BasedFIFO NUMERIC "0"
|
160 |
|
|
-- Retrieval info: PRIVATE: LegacyRREQ NUMERIC "0"
|
161 |
|
|
-- Retrieval info: PRIVATE: MAX_DEPTH_BY_9 NUMERIC "0"
|
162 |
|
|
-- Retrieval info: PRIVATE: OVERFLOW_CHECKING NUMERIC "1"
|
163 |
|
|
-- Retrieval info: PRIVATE: Optimize NUMERIC "2"
|
164 |
|
|
-- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"
|
165 |
|
|
-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
|
166 |
|
|
-- Retrieval info: PRIVATE: UNDERFLOW_CHECKING NUMERIC "1"
|
167 |
|
|
-- Retrieval info: PRIVATE: UsedW NUMERIC "1"
|
168 |
|
|
-- Retrieval info: PRIVATE: Width NUMERIC "32"
|
169 |
|
|
-- Retrieval info: PRIVATE: dc_aclr NUMERIC "1"
|
170 |
|
|
-- Retrieval info: PRIVATE: diff_widths NUMERIC "1"
|
171 |
|
|
-- Retrieval info: PRIVATE: msb_usedw NUMERIC "0"
|
172 |
|
|
-- Retrieval info: PRIVATE: output_width NUMERIC "64"
|
173 |
|
|
-- Retrieval info: PRIVATE: rsEmpty NUMERIC "1"
|
174 |
|
|
-- Retrieval info: PRIVATE: rsFull NUMERIC "0"
|
175 |
|
|
-- Retrieval info: PRIVATE: rsUsedW NUMERIC "1"
|
176 |
|
|
-- Retrieval info: PRIVATE: sc_aclr NUMERIC "0"
|
177 |
|
|
-- Retrieval info: PRIVATE: sc_sclr NUMERIC "0"
|
178 |
|
|
-- Retrieval info: PRIVATE: wsEmpty NUMERIC "0"
|
179 |
|
|
-- Retrieval info: PRIVATE: wsFull NUMERIC "1"
|
180 |
|
|
-- Retrieval info: PRIVATE: wsUsedW NUMERIC "1"
|
181 |
|
|
-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
|
182 |
|
|
-- Retrieval info: CONSTANT: LPM_HINT STRING "RAM_BLOCK_TYPE=M9K"
|
183 |
|
|
-- Retrieval info: CONSTANT: LPM_NUMWORDS NUMERIC "2048"
|
184 |
|
|
-- Retrieval info: CONSTANT: LPM_SHOWAHEAD STRING "ON"
|
185 |
|
|
-- Retrieval info: CONSTANT: LPM_TYPE STRING "dcfifo"
|
186 |
|
|
-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "32"
|
187 |
|
|
-- Retrieval info: CONSTANT: LPM_WIDTHU NUMERIC "11"
|
188 |
|
|
-- Retrieval info: CONSTANT: LPM_WIDTHU_R NUMERIC "10"
|
189 |
|
|
-- Retrieval info: CONSTANT: LPM_WIDTH_R NUMERIC "64"
|
190 |
|
|
-- Retrieval info: CONSTANT: OVERFLOW_CHECKING STRING "OFF"
|
191 |
|
|
-- Retrieval info: CONSTANT: RDSYNC_DELAYPIPE NUMERIC "3"
|
192 |
|
|
-- Retrieval info: CONSTANT: UNDERFLOW_CHECKING STRING "OFF"
|
193 |
|
|
-- Retrieval info: CONSTANT: USE_EAB STRING "ON"
|
194 |
|
|
-- Retrieval info: CONSTANT: WRITE_ACLR_SYNCH STRING "ON"
|
195 |
|
|
-- Retrieval info: CONSTANT: WRSYNC_DELAYPIPE NUMERIC "3"
|
196 |
|
|
-- Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT GND aclr
|
197 |
|
|
-- Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL data[31..0]
|
198 |
|
|
-- Retrieval info: USED_PORT: q 0 0 64 0 OUTPUT NODEFVAL q[63..0]
|
199 |
|
|
-- Retrieval info: USED_PORT: rdclk 0 0 0 0 INPUT NODEFVAL rdclk
|
200 |
|
|
-- Retrieval info: USED_PORT: rdempty 0 0 0 0 OUTPUT NODEFVAL rdempty
|
201 |
|
|
-- Retrieval info: USED_PORT: rdreq 0 0 0 0 INPUT NODEFVAL rdreq
|
202 |
|
|
-- Retrieval info: USED_PORT: rdusedw 0 0 10 0 OUTPUT NODEFVAL rdusedw[9..0]
|
203 |
|
|
-- Retrieval info: USED_PORT: wrclk 0 0 0 0 INPUT NODEFVAL wrclk
|
204 |
|
|
-- Retrieval info: USED_PORT: wrfull 0 0 0 0 OUTPUT NODEFVAL wrfull
|
205 |
|
|
-- Retrieval info: USED_PORT: wrreq 0 0 0 0 INPUT NODEFVAL wrreq
|
206 |
|
|
-- Retrieval info: USED_PORT: wrusedw 0 0 11 0 OUTPUT NODEFVAL wrusedw[10..0]
|
207 |
|
|
-- Retrieval info: CONNECT: @data 0 0 32 0 data 0 0 32 0
|
208 |
|
|
-- Retrieval info: CONNECT: q 0 0 64 0 @q 0 0 64 0
|
209 |
|
|
-- Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0
|
210 |
|
|
-- Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0
|
211 |
|
|
-- Retrieval info: CONNECT: @rdclk 0 0 0 0 rdclk 0 0 0 0
|
212 |
|
|
-- Retrieval info: CONNECT: @wrclk 0 0 0 0 wrclk 0 0 0 0
|
213 |
|
|
-- Retrieval info: CONNECT: rdempty 0 0 0 0 @rdempty 0 0 0 0
|
214 |
|
|
-- Retrieval info: CONNECT: rdusedw 0 0 10 0 @rdusedw 0 0 10 0
|
215 |
|
|
-- Retrieval info: CONNECT: wrfull 0 0 0 0 @wrfull 0 0 0 0
|
216 |
|
|
-- Retrieval info: CONNECT: wrusedw 0 0 11 0 @wrusedw 0 0 11 0
|
217 |
|
|
-- Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0
|
218 |
|
|
-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
|
219 |
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL esoc_fifo_2kx32x64.vhd TRUE
|
220 |
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL esoc_fifo_2kx32x64.inc TRUE
|
221 |
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL esoc_fifo_2kx32x64.cmp TRUE
|
222 |
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL esoc_fifo_2kx32x64.bsf TRUE
|
223 |
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL esoc_fifo_2kx32x64_inst.vhd TRUE
|
224 |
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL esoc_fifo_2kx32x64_waveforms.html TRUE
|
225 |
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL esoc_fifo_2kx32x64_wave*.jpg FALSE
|
226 |
|
|
-- Retrieval info: LIB_FILE: altera_mf
|