Subversion Repositories esoc

/*

WARNING: Do NOT edit the input and output ports in this file in a text

editor if you plan to continue editing the block that represents it in

the Block Editor! File corruption is VERY likely to occur.

*/

/*

Copyright (C) 1991-2008 Altera Corporation

Your use of Altera Corporation's design tools, logic functions

and other software and tools, and its AMPP partner logic

functions, and any output files from any of the foregoing

(including device programming or simulation files), and any

associated documentation or information are expressly subject

to the terms and conditions of the Altera Program License

Subscription Agreement, Altera MegaCore Function License

Agreement, or other applicable license agreement, including,

without limitation, that your use is for the sole purpose of

programming logic devices manufactured by Altera and sold by

Altera or its authorized distributors.  Please refer to the

applicable agreement for further details.

*/

(header "symbol" (version "1.1"))

(symbol

        (rect 0 0 256 184)

        (text "esoc_pll2_c3" (rect 90 0 179 16)(font "Arial" (font_size 10)))

        (text "inst" (rect 8 168 25 180)(font "Arial" ))

        (port

                (pt 0 64)

                (input)

                (text "inclk0" (rect 0 0 31 14)(font "Arial" (font_size 8)))

                (text "inclk0" (rect 4 51 31 64)(font "Arial" (font_size 8)))

                (line (pt 0 64)(pt 40 64)(line_width 1))

        )

        (port

                (pt 256 64)

                (output)

                (text "c0" (rect 0 0 14 14)(font "Arial" (font_size 8)))

                (text "c0" (rect 241 51 252 64)(font "Arial" (font_size 8)))

                (line (pt 256 64)(pt 208 64)(line_width 1))

        )

        (port

                (pt 256 80)

                (output)

                (text "c1" (rect 0 0 14 14)(font "Arial" (font_size 8)))

                (text "c1" (rect 241 67 252 80)(font "Arial" (font_size 8)))

                (line (pt 256 80)(pt 208 80)(line_width 1))

        )

        (port

                (pt 256 96)

                (output)

                (text "c2" (rect 0 0 14 14)(font "Arial" (font_size 8)))

                (text "c2" (rect 241 83 252 96)(font "Arial" (font_size 8)))

                (line (pt 256 96)(pt 208 96)(line_width 1))

        )

        (port

                (pt 256 112)

                (output)

                (text "locked" (rect 0 0 36 14)(font "Arial" (font_size 8)))

                (text "locked" (rect 222 99 252 112)(font "Arial" (font_size 8)))

                (line (pt 256 112)(pt 208 112)(line_width 1))

        )

        (drawing

                (text "Cyclone III" (rect 195 169 242 181)(font "Arial" ))

                (text "inclk0 frequency: 50.000 MHz" (rect 50 59 175 71)(font "Arial" ))

                (text "Operation Mode: Normal" (rect 50 73 151 85)(font "Arial" ))

                (text "Clk " (rect 51 96 68 108)(font "Arial" ))

                (text "Ratio" (rect 73 96 95 108)(font "Arial" ))

                (text "Ph (dg)" (rect 100 96 130 108)(font "Arial" ))

                (text "DC (%)" (rect 135 96 166 108)(font "Arial" ))

                (text "c0" (rect 54 111 64 123)(font "Arial" ))

                (text "5/2" (rect 78 111 91 123)(font "Arial" ))

                (text "0.00" (rect 106 111 124 123)(font "Arial" ))

                (text "50.00" (rect 139 111 162 123)(font "Arial" ))

                (text "c1" (rect 54 126 64 138)(font "Arial" ))

                (text "1/2" (rect 78 126 91 138)(font "Arial" ))

                (text "0.00" (rect 106 126 124 138)(font "Arial" ))

                (text "50.00" (rect 139 126 162 138)(font "Arial" ))

                (text "c2" (rect 54 141 64 153)(font "Arial" ))

                (text "1/20" (rect 75 141 93 153)(font "Arial" ))

                (text "0.00" (rect 106 141 124 153)(font "Arial" ))

                (text "50.00" (rect 139 141 162 153)(font "Arial" ))

                (line (pt 0 0)(pt 257 0)(line_width 1))

                (line (pt 257 0)(pt 257 185)(line_width 1))

                (line (pt 0 185)(pt 257 185)(line_width 1))

                (line (pt 0 0)(pt 0 185)(line_width 1))

                (line (pt 48 94)(pt 168 94)(line_width 1))

                (line (pt 48 108)(pt 168 108)(line_width 1))

                (line (pt 48 123)(pt 168 123)(line_width 1))

                (line (pt 48 138)(pt 168 138)(line_width 1))

                (line (pt 48 153)(pt 168 153)(line_width 1))

                (line (pt 48 94)(pt 48 153)(line_width 1))

                (line (pt 70 94)(pt 70 153)(line_width 3))

                (line (pt 97 94)(pt 97 153)(line_width 3))

                (line (pt 132 94)(pt 132 153)(line_width 3))

                (line (pt 167 94)(pt 167 153)(line_width 1))

                (line (pt 40 48)(pt 208 48)(line_width 1))

                (line (pt 208 48)(pt 208 168)(line_width 1))

                (line (pt 40 168)(pt 208 168)(line_width 1))

                (line (pt 40 48)(pt 40 168)(line_width 1))

        )

)