OpenCores
URL https://opencores.org/ocsvn/esoc/esoc/trunk

Subversion Repositories esoc

[/] [esoc/] [trunk/] [Sources/] [altera/] [esoc_port_mac/] [testbench/] [work/] [_info] - Blame information for rev 56

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 42 lmaarsen 
m255
2 
K3
3 
13
4 
cModel Technology
5 
dD:\Documenten\Projects\1. eSoc\2. Sources\simulation
6 
Paltera_ethmodels_pack
7 
Z0 DPx3 std 6 textio 0 22 K]Z^fghZ6B=BjnK5NomDT3
8 
Z1 DPx4 ieee 15 std_logic_arith 0 22 GJbAT?7@hRQU9IQ702DT]2
9 
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 hEMVMlaNCR^
10 
Z3 DPx4 ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
11 
Z4 w1342033282
12 
Z5 dD:\Documenten\Projects\1. eSoc\2. Sources\altera\esoc_port_mac\testbench
13 
Z6 8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/altera_ethmodels_pack.vhd
14 
Z7 FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/altera_ethmodels_pack.vhd
15 
l0
16 
L37
17 
VbJUhk:L^73I[4H]gcMYZH3
18 
Z8 OV;C;6.3g_p1;37
19 
32
20 
b1
21 
Z9 Mx4 4 ieee 14 std_logic_1164
22 
Z10 Mx3 4 ieee 18 std_logic_unsigned
23 
Z11 Mx2 4 ieee 15 std_logic_arith
24 
Z12 Mx1 3 std 6 textio
25 
Z13 o-work work -2002 -O0
26 
Bbody
27 
DBx4 work 21 altera_ethmodels_pack 0 22 bJUhk:L^73I[4H]gcMYZH3
28 
Z14 DPx3 std 6 textio 0 22 K]Z^fghZ6B=BjnK5NomDT3
29 
R1
30 
R2
31 
R3
32 
l0
33 
L69
34 
VNc61bUCQSoG>3M?J3mag?0
35 
R8
36 
32
37 
R9
38 
R10
39 
R11
40 
R12
41 
R13
42 
nbody
43 
Eethgenerator
44 
R4
45 
R2
46 
R1
47 
R3
48 
R5
49 
Z15 8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/ethgen.vhd
50 
Z16 FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/ethgen.vhd
51 
l0
52 
L36
53 
VFElc6S[hgO
54 
R8
55 
32
56 
R13
57 
Abehave
58 
R2
59 
R1
60 
R3
61 
DEx4 work 12 ethgenerator 0 22 FElc6S[hgO
62 
l158
63 
L95
64 
VjUnM3YVEbaKmnl`LmSA]i0
65 
R8
66 
32
67 
Z17 Mx3 4 ieee 14 std_logic_1164
68 
R11
69 
Z18 Mx1 4 ieee 18 std_logic_unsigned
70 
R13
71 
Eethgenerator2
72 
R4
73 
R2
74 
R1
75 
R3
76 
R5
77 
Z19 8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/ethgen2.vhd
78 
Z20 FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/ethgen2.vhd
79 
l0
80 
L34
81 
V[?dPJC=UL
82 
R8
83 
32
84 
R13
85 
Abehave
86 
R2
87 
R1
88 
R3
89 
DEx4 work 13 ethgenerator2 0 22 [?dPJC=UL
90 
l190
91 
L99
92 
V7D56I@lDm>QF4F3bFdM100
93 
R8
94 
32
95 
R17
96 
R11
97 
R18
98 
R13
99 
Eethgenerator32
100 
R4
101 
R1
102 
R2
103 
R3
104 
R5
105 
Z21 8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/ethgen32.vhd
106 
Z22 FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/ethgen32.vhd
107 
l0
108 
L42
109 
Vla;8FQ4Te];T@n0K]JJ_J0
110 
R8
111 
32
112 
R13
113 
Abehave
114 
R1
115 
R2
116 
R3
117 
DEx4 work 14 ethgenerator32 0 22 la;8FQ4Te];T@n0K]JJ_J0
118 
l239
119 
L96
120 
VT]M
121 
R8
122 
32
123 
R17
124 
Z23 Mx2 4 ieee 18 std_logic_unsigned
125 
Z24 Mx1 4 ieee 15 std_logic_arith
126 
R13
127 
Eethmonitor
128 
R4
129 
R14
130 
R2
131 
R1
132 
R3
133 
R5
134 
8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/ethmon.vhd
135 
FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/ethmon.vhd
136 
l0
137 
L35
138 
VWlOC5k2M:JMD8UC77fRIh0
139 
R8
140 
32
141 
R13
142 
Eethmonitor2
143 
R4
144 
R14
145 
R2
146 
R1
147 
R3
148 
R5
149 
Z25 8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/ethmon2.vhd
150 
Z26 FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/ethmon2.vhd
151 
l0
152 
L35
153 
V2;jkbXbK=:F0Fb72KjSjj0
154 
R8
155 
32
156 
R13
157 
Abehave
158 
R14
159 
R2
160 
R1
161 
R3
162 
DEx4 work 11 ethmonitor2 0 22 2;jkbXbK=:F0Fb72KjSjj0
163 
l168
164 
L95
165 
VD]NfB`Qi_=?I26e30JgK53
166 
R8
167 
32
168 
R9
169 
Z27 Mx3 4 ieee 15 std_logic_arith
170 
R23
171 
R12
172 
R13
173 
Eethmonitor_32
174 
R4
175 
R14
176 
R2
177 
R1
178 
R3
179 
R5
180 
8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/ethmon_32.vhd
181 
FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/ethmon_32.vhd
182 
l0
183 
L37
184 
VaGjLY9`M4Gj^_f[H[]>T02
185 
R8
186 
32
187 
R13
188 
Eloopback_adapter
189 
R4
190 
R2
191 
R1
192 
R3
193 
R5
194 
Z28 8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/loopback_adapter.vhd
195 
Z29 FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/loopback_adapter.vhd
196 
l0
197 
L36
198 
V2WIEUKT`=QQ^K2XffQiE]2
199 
R8
200 
32
201 
R13
202 
Abehav
203 
R2
204 
R1
205 
R3
206 
DEx4 work 16 loopback_adapter 0 22 2WIEUKT`=QQ^K2XffQiE]2
207 
l97
208 
L60
209 
VO3PJH@D=oGQWMLjo`Zc]61
210 
R8
211 
32
212 
R17
213 
R11
214 
R18
215 
R13
216 
Eloopback_adapter_fifo
217 
R4
218 
R2
219 
R1
220 
R3
221 
R5
222 
8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/loopback_adapter_fifo.vhd
223 
FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/loopback_adapter_fifo.vhd
224 
l0
225 
L39
226 
VW?^P_]2nhAhLaKglz3>DL2
227 
R8
228 
32
229 
R13
230 
Emdio_reg_sim
231 
R4
232 
R2
233 
R1
234 
R3
235 
R5
236 
8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/mdio_reg.vhd
237 
FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/mdio_reg.vhd
238 
l0
239 
L35
240 
VG6@:USjKW3>Ri?nJDlkPz3
241 
R8
242 
32
243 
R13
244 
Emdio_slave
245 
R4
246 
Z30 DPx8 synopsys 10 attributes 0 22 2Q8I4L@H0S1aHEXkjUYDC1
247 
Z31 DPx4 ieee 14 std_logic_misc 0 22 D2f;@P3IKJA9T^H8HI[9K0
248 
R2
249 
R1
250 
R3
251 
R5
252 
8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/mdio_slave.vhd
253 
FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/mdio_slave.vhd
254 
l0
255 
L38
256 
VWXieQd@[MSLYM6Io0VB=`2
257 
R8
258 
32
259 
R13
260 
Etb
261 
w1342033283
262 
DPx4 work 21 altera_ethmodels_pack 0 22 bJUhk:L^73I[4H]gcMYZH3
263 
R14
264 
R30
265 
R31
266 
R2
267 
R1
268 
R3
269 
R5
270 
8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/esoc_port_mac/esoc_port_mac_tb.vhd
271 
FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/esoc_port_mac/esoc_port_mac_tb.vhd
272 
l0
273 
L38
274 
VQV
275 
R8
276 
32
277 
R13
278 
Etiming_adapter_32
279 
R4
280 
Z32 DPx5 sgate 10 sgate_pack 0 22 3ZBCB6hZ[?U:?ZPlkPadH0
281 
R3
282 
Z33 DPx9 altera_mf 20 altera_mf_components 0 22 7SDaK:XmLgj@6T
283 
R5
284 
Z34 8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/timing_adapter_32.vhd
285 
Z35 FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/timing_adapter_32.vhd
286 
l0
287 
L65
288 
V22YFm;:>]iKeZoUK1Kfa=1
289 
R8
290 
32
291 
R13
292 
Artl
293 
R32
294 
R3
295 
R33
296 
DEx4 work 17 timing_adapter_32 0 22 22YFm;:>]iKeZoUK1Kfa=1
297 
l858
298 
L91
299 
V]Dg38>KSzQmlZLh1@5;H_1
300 
R8
301 
32
302 
Mx3 9 altera_mf 20 altera_mf_components
303 
Z36 Mx2 4 ieee 14 std_logic_1164
304 
Mx1 5 sgate 10 sgate_pack
305 
R13
306 
Etiming_adapter_8
307 
R4
308 
R2
309 
R1
310 
R3
311 
R5
312 
Z37 8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/timing_adapter_8.vhd
313 
Z38 FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/timing_adapter_8.vhd
314 
l0
315 
L35
316 
Vb:;8B[P`QIkeeT1NP5k^_3
317 
R8
318 
32
319 
R13
320 
Abehav
321 
R2
322 
R1
323 
R3
324 
DEx4 work 16 timing_adapter_8 0 22 b:;8B[P`QIkeeT1NP5k^_3
325 
l95
326 
L59
327 
V[i[HSUloR580mR_SBegXO0
328 
R8
329 
32
330 
R17
331 
R11
332 
R18
333 
R13
334 
Etiming_adapter_fifo_8
335 
R4
336 
R2
337 
R1
338 
R3
339 
R5
340 
8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/timing_adapter_fifo_8.vhd
341 
FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/timing_adapter_fifo_8.vhd
342 
l0
343 
L40
344 
VBIj3f[k`fHjLJL^9d]fA11
345 
R8
346 
32
347 
R13
348 
Etop_ethgenerator_8
349 
R4
350 
R1
351 
R2
352 
R3
353 
R5
354 
Z39 8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/top_ethgen8.vhd
355 
Z40 FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/top_ethgen8.vhd
356 
l0
357 
L35
358 
VO7CUUgNM1X>80G<[>^lNj3
359 
R8
360 
32
361 
R13
362 
Abehav
363 
R1
364 
R2
365 
R3
366 
DEx4 work 18 top_ethgenerator_8 0 22 O7CUUgNM1X>80G<[>^lNj3
367 
l229
368 
L81
369 
VDUOY^AR6h@V7oLFNnI]GP0
370 
R8
371 
32
372 
R17
373 
R23
374 
R24
375 
R13
376 
Etop_ethmonitor32
377 
R4
378 
R14
379 
R2
380 
R1
381 
R3
382 
R5
383 
Z41 8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/top_ethmon32.vhd
384 
Z42 FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/top_ethmon32.vhd
385 
l0
386 
L37
387 
VQC:dEYTUd^N3
388 
R8
389 
32
390 
R13
391 
Abehave
392 
R14
393 
R2
394 
R1
395 
R3
396 
DEx4 work 16 top_ethmonitor32 0 22 QC:dEYTUd^N3
397 
l226
398 
L99
399 
VG>`
400 
R8
401 
32
402 
R9
403 
R27
404 
R23
405 
R12
406 
R13
407 
Etop_mdio_slave
408 
R4
409 
R3
410 
R5
411 
Z43 8D:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/top_mdio_slave.vhd
412 
Z44 FD:/Documenten/Projects/1. eSoc/2. Sources/altera/esoc_port_mac/testbench/model/top_mdio_slave.vhd
413 
l0
414 
L33
415 
VZ9Oa?5j]B;5oDU=01Tedm3
416 
R8
417 
32
418 
R13
419 
Aa
420 
R3
421 
Z45 DEx4 work 14 top_mdio_slave 0 22 Z9Oa?5j]B;5oDU=01Tedm3
422 
l78
423 
L43
424 
Z46 V;mK=8ZP<9ZFlgoaH4;]2=0
425 
R8
426 
32
427 
Z47 Mx1 4 ieee 14 std_logic_1164
428 
R13

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.