URL
https://opencores.org/ocsvn/esoc/esoc/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
42 |
lmaarsen |
--Copyright (C) 1991-2008 Altera Corporation
|
2 |
|
|
--Your use of Altera Corporation's design tools, logic functions
|
3 |
|
|
--and other software and tools, and its AMPP partner logic
|
4 |
|
|
--functions, and any output files from any of the foregoing
|
5 |
|
|
--(including device programming or simulation files), and any
|
6 |
|
|
--associated documentation or information are expressly subject
|
7 |
|
|
--to the terms and conditions of the Altera Program License
|
8 |
|
|
--Subscription Agreement, Altera MegaCore Function License
|
9 |
|
|
--Agreement, or other applicable license agreement, including,
|
10 |
|
|
--without limitation, that your use is for the sole purpose of
|
11 |
|
|
--programming logic devices manufactured by Altera and sold by
|
12 |
|
|
--Altera or its authorized distributors. Please refer to the
|
13 |
|
|
--applicable agreement for further details.
|
14 |
|
|
|
15 |
|
|
|
16 |
|
|
component esoc_rom_2kx32
|
17 |
|
|
PORT
|
18 |
|
|
(
|
19 |
|
|
aclr : IN STD_LOGIC ;
|
20 |
|
|
address : IN STD_LOGIC_VECTOR (10 DOWNTO 0);
|
21 |
|
|
clock : IN STD_LOGIC ;
|
22 |
|
|
data : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
|
23 |
|
|
rden : IN STD_LOGIC ;
|
24 |
|
|
wren : IN STD_LOGIC ;
|
25 |
|
|
q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
|
26 |
|
|
);
|
27 |
|
|
end component;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.