| 1 |
5 |
maverickis |
//////////////////////////////////////////////////////////////////////
|
| 2 |
|
|
//// ////
|
| 3 |
|
|
//// CRC_chk.v ////
|
| 4 |
|
|
//// ////
|
| 5 |
|
|
//// This file is part of the Ethernet IP core project ////
|
| 6 |
|
|
//// http://www.opencores.org/projects.cgi/web/ethernet_tri_mode/////
|
| 7 |
|
|
//// ////
|
| 8 |
|
|
//// Author(s): ////
|
| 9 |
|
|
//// - Jon Gao (gaojon@yahoo.com) ////
|
| 10 |
|
|
//// ////
|
| 11 |
|
|
//// ////
|
| 12 |
|
|
//////////////////////////////////////////////////////////////////////
|
| 13 |
|
|
//// ////
|
| 14 |
|
|
//// Copyright (C) 2001 Authors ////
|
| 15 |
|
|
//// ////
|
| 16 |
|
|
//// This source file may be used and distributed without ////
|
| 17 |
|
|
//// restriction provided that this copyright statement is not ////
|
| 18 |
|
|
//// removed from the file and that any derivative work contains ////
|
| 19 |
|
|
//// the original copyright notice and the associated disclaimer. ////
|
| 20 |
|
|
//// ////
|
| 21 |
|
|
//// This source file is free software; you can redistribute it ////
|
| 22 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
| 23 |
|
|
//// Public License as published by the Free Software Foundation; ////
|
| 24 |
|
|
//// either version 2.1 of the License, or (at your option) any ////
|
| 25 |
|
|
//// later version. ////
|
| 26 |
|
|
//// ////
|
| 27 |
|
|
//// This source is distributed in the hope that it will be ////
|
| 28 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
| 29 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
| 30 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
| 31 |
|
|
//// details. ////
|
| 32 |
|
|
//// ////
|
| 33 |
|
|
//// You should have received a copy of the GNU Lesser General ////
|
| 34 |
|
|
//// Public License along with this source; if not, download it ////
|
| 35 |
|
|
//// from http://www.opencores.org/lgpl.shtml ////
|
| 36 |
|
|
//// ////
|
| 37 |
|
|
//////////////////////////////////////////////////////////////////////
|
| 38 |
|
|
//
|
| 39 |
|
|
// CVS Revision History
|
| 40 |
|
|
//
|
| 41 |
6 |
maverickis |
// $Log: not supported by cvs2svn $
|
| 42 |
|
|
// Revision 1.1.1.1 2005/12/13 01:51:45 Administrator
|
| 43 |
|
|
// no message
|
| 44 |
|
|
//
|
| 45 |
5 |
maverickis |
|
| 46 |
|
|
module CRC_chk(
|
| 47 |
|
|
Reset ,
|
| 48 |
|
|
Clk ,
|
| 49 |
|
|
CRC_data ,
|
| 50 |
|
|
CRC_init ,
|
| 51 |
|
|
CRC_en ,
|
| 52 |
|
|
//From CPU
|
| 53 |
|
|
CRC_chk_en ,
|
| 54 |
|
|
CRC_err
|
| 55 |
|
|
);
|
| 56 |
|
|
input Reset ;
|
| 57 |
|
|
input Clk ;
|
| 58 |
|
|
input[7:0] CRC_data ;
|
| 59 |
|
|
input CRC_init ;
|
| 60 |
|
|
input CRC_en ;
|
| 61 |
|
|
//From CPU
|
| 62 |
|
|
input CRC_chk_en ;
|
| 63 |
|
|
output CRC_err ;
|
| 64 |
|
|
//******************************************************************************
|
| 65 |
|
|
//internal signals
|
| 66 |
|
|
//******************************************************************************
|
| 67 |
|
|
reg[31:0] CRC_reg;
|
| 68 |
|
|
wire[31:0] Next_CRC;
|
| 69 |
|
|
//******************************************************************************
|
| 70 |
|
|
//input data width is 8bit, and the first bit is bit[0]
|
| 71 |
|
|
function[31:0] NextCRC;
|
| 72 |
|
|
input[7:0] D;
|
| 73 |
|
|
input[31:0] C;
|
| 74 |
|
|
reg[31:0] NewCRC;
|
| 75 |
|
|
begin
|
| 76 |
|
|
NewCRC[0]=C[24]^C[30]^D[1]^D[7];
|
| 77 |
|
|
NewCRC[1]=C[25]^C[31]^D[0]^D[6]^C[24]^C[30]^D[1]^D[7];
|
| 78 |
|
|
NewCRC[2]=C[26]^D[5]^C[25]^C[31]^D[0]^D[6]^C[24]^C[30]^D[1]^D[7];
|
| 79 |
|
|
NewCRC[3]=C[27]^D[4]^C[26]^D[5]^C[25]^C[31]^D[0]^D[6];
|
| 80 |
|
|
NewCRC[4]=C[28]^D[3]^C[27]^D[4]^C[26]^D[5]^C[24]^C[30]^D[1]^D[7];
|
| 81 |
|
|
NewCRC[5]=C[29]^D[2]^C[28]^D[3]^C[27]^D[4]^C[25]^C[31]^D[0]^D[6]^C[24]^C[30]^D[1]^D[7];
|
| 82 |
|
|
NewCRC[6]=C[30]^D[1]^C[29]^D[2]^C[28]^D[3]^C[26]^D[5]^C[25]^C[31]^D[0]^D[6];
|
| 83 |
|
|
NewCRC[7]=C[31]^D[0]^C[29]^D[2]^C[27]^D[4]^C[26]^D[5]^C[24]^D[7];
|
| 84 |
|
|
NewCRC[8]=C[0]^C[28]^D[3]^C[27]^D[4]^C[25]^D[6]^C[24]^D[7];
|
| 85 |
|
|
NewCRC[9]=C[1]^C[29]^D[2]^C[28]^D[3]^C[26]^D[5]^C[25]^D[6];
|
| 86 |
|
|
NewCRC[10]=C[2]^C[29]^D[2]^C[27]^D[4]^C[26]^D[5]^C[24]^D[7];
|
| 87 |
|
|
NewCRC[11]=C[3]^C[28]^D[3]^C[27]^D[4]^C[25]^D[6]^C[24]^D[7];
|
| 88 |
|
|
NewCRC[12]=C[4]^C[29]^D[2]^C[28]^D[3]^C[26]^D[5]^C[25]^D[6]^C[24]^C[30]^D[1]^D[7];
|
| 89 |
|
|
NewCRC[13]=C[5]^C[30]^D[1]^C[29]^D[2]^C[27]^D[4]^C[26]^D[5]^C[25]^C[31]^D[0]^D[6];
|
| 90 |
|
|
NewCRC[14]=C[6]^C[31]^D[0]^C[30]^D[1]^C[28]^D[3]^C[27]^D[4]^C[26]^D[5];
|
| 91 |
|
|
NewCRC[15]=C[7]^C[31]^D[0]^C[29]^D[2]^C[28]^D[3]^C[27]^D[4];
|
| 92 |
|
|
NewCRC[16]=C[8]^C[29]^D[2]^C[28]^D[3]^C[24]^D[7];
|
| 93 |
|
|
NewCRC[17]=C[9]^C[30]^D[1]^C[29]^D[2]^C[25]^D[6];
|
| 94 |
|
|
NewCRC[18]=C[10]^C[31]^D[0]^C[30]^D[1]^C[26]^D[5];
|
| 95 |
|
|
NewCRC[19]=C[11]^C[31]^D[0]^C[27]^D[4];
|
| 96 |
|
|
NewCRC[20]=C[12]^C[28]^D[3];
|
| 97 |
|
|
NewCRC[21]=C[13]^C[29]^D[2];
|
| 98 |
|
|
NewCRC[22]=C[14]^C[24]^D[7];
|
| 99 |
|
|
NewCRC[23]=C[15]^C[25]^D[6]^C[24]^C[30]^D[1]^D[7];
|
| 100 |
|
|
NewCRC[24]=C[16]^C[26]^D[5]^C[25]^C[31]^D[0]^D[6];
|
| 101 |
|
|
NewCRC[25]=C[17]^C[27]^D[4]^C[26]^D[5];
|
| 102 |
|
|
NewCRC[26]=C[18]^C[28]^D[3]^C[27]^D[4]^C[24]^C[30]^D[1]^D[7];
|
| 103 |
|
|
NewCRC[27]=C[19]^C[29]^D[2]^C[28]^D[3]^C[25]^C[31]^D[0]^D[6];
|
| 104 |
|
|
NewCRC[28]=C[20]^C[30]^D[1]^C[29]^D[2]^C[26]^D[5];
|
| 105 |
|
|
NewCRC[29]=C[21]^C[31]^D[0]^C[30]^D[1]^C[27]^D[4];
|
| 106 |
|
|
NewCRC[30]=C[22]^C[31]^D[0]^C[28]^D[3];
|
| 107 |
|
|
NewCRC[31]=C[23]^C[29]^D[2];
|
| 108 |
|
|
NextCRC=NewCRC;
|
| 109 |
|
|
end
|
| 110 |
|
|
endfunction
|
| 111 |
|
|
|
| 112 |
|
|
always @ (posedge Clk or posedge Reset)
|
| 113 |
|
|
if (Reset)
|
| 114 |
|
|
CRC_reg <=32'hffffffff;
|
| 115 |
|
|
else if (CRC_init)
|
| 116 |
|
|
CRC_reg <=32'hffffffff;
|
| 117 |
|
|
else if (CRC_en)
|
| 118 |
|
|
CRC_reg <=NextCRC(CRC_data,CRC_reg);
|
| 119 |
|
|
|
| 120 |
6 |
maverickis |
assign CRC_err = CRC_chk_en&(CRC_reg[31:0] != 32'hc704dd7b);
|
| 121 |
5 |
maverickis |
|
| 122 |
|
|
endmodule
|
