| 1 |
5 |
maverickis |
//////////////////////////////////////////////////////////////////////
|
| 2 |
|
|
//// ////
|
| 3 |
|
|
//// MAC_tx.v ////
|
| 4 |
|
|
//// ////
|
| 5 |
|
|
//// This file is part of the Ethernet IP core project ////
|
| 6 |
|
|
//// http://www.opencores.org/projects.cgi/web/ethernet_tri_mode/////
|
| 7 |
|
|
//// ////
|
| 8 |
|
|
//// Author(s): ////
|
| 9 |
|
|
//// - Jon Gao (gaojon@yahoo.com) ////
|
| 10 |
|
|
//// ////
|
| 11 |
|
|
//// ////
|
| 12 |
|
|
//////////////////////////////////////////////////////////////////////
|
| 13 |
|
|
//// ////
|
| 14 |
|
|
//// Copyright (C) 2001 Authors ////
|
| 15 |
|
|
//// ////
|
| 16 |
|
|
//// This source file may be used and distributed without ////
|
| 17 |
|
|
//// restriction provided that this copyright statement is not ////
|
| 18 |
|
|
//// removed from the file and that any derivative work contains ////
|
| 19 |
|
|
//// the original copyright notice and the associated disclaimer. ////
|
| 20 |
|
|
//// ////
|
| 21 |
|
|
//// This source file is free software; you can redistribute it ////
|
| 22 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
| 23 |
|
|
//// Public License as published by the Free Software Foundation; ////
|
| 24 |
|
|
//// either version 2.1 of the License, or (at your option) any ////
|
| 25 |
|
|
//// later version. ////
|
| 26 |
|
|
//// ////
|
| 27 |
|
|
//// This source is distributed in the hope that it will be ////
|
| 28 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
| 29 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
| 30 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
| 31 |
|
|
//// details. ////
|
| 32 |
|
|
//// ////
|
| 33 |
|
|
//// You should have received a copy of the GNU Lesser General ////
|
| 34 |
|
|
//// Public License along with this source; if not, download it ////
|
| 35 |
|
|
//// from http://www.opencores.org/lgpl.shtml ////
|
| 36 |
|
|
//// ////
|
| 37 |
|
|
//////////////////////////////////////////////////////////////////////
|
| 38 |
|
|
//
|
| 39 |
|
|
// CVS Revision History
|
| 40 |
|
|
//
|
| 41 |
|
|
// $Log: not supported by cvs2svn $
|
| 42 |
|
|
module MAC_tx(
|
| 43 |
|
|
input Reset ,
|
| 44 |
|
|
input Clk ,
|
| 45 |
|
|
input Clk_user ,
|
| 46 |
|
|
//PHY interface
|
| 47 |
|
|
output[7:0] TxD ,
|
| 48 |
|
|
output TxEn ,
|
| 49 |
|
|
input CRS ,
|
| 50 |
|
|
//RMON
|
| 51 |
|
|
output[2:0] Tx_pkt_type_rmon ,
|
| 52 |
|
|
output[15:0] Tx_pkt_length_rmon ,
|
| 53 |
|
|
output Tx_apply_rmon ,
|
| 54 |
|
|
output[2:0] Tx_pkt_err_type_rmon,
|
| 55 |
|
|
//user interface
|
| 56 |
|
|
output Tx_mac_wa ,
|
| 57 |
|
|
input Tx_mac_wr ,
|
| 58 |
|
|
input[31:0] Tx_mac_data ,
|
| 59 |
|
|
input [1:0] Tx_mac_BE ,//big endian
|
| 60 |
|
|
input Tx_mac_sop ,
|
| 61 |
|
|
input Tx_mac_eop ,
|
| 62 |
|
|
//host interface
|
| 63 |
|
|
input[4:0] Tx_Hwmark ,
|
| 64 |
|
|
input[4:0] Tx_Lwmark ,
|
| 65 |
|
|
input pause_frame_send_en ,
|
| 66 |
|
|
input[15:0] pause_quanta_set ,
|
| 67 |
|
|
input MAC_tx_add_en ,
|
| 68 |
|
|
input FullDuplex ,
|
| 69 |
|
|
input[3:0] MaxRetry ,
|
| 70 |
|
|
input[5:0] IFGset ,
|
| 71 |
|
|
input[7:0] MAC_add_prom_data ,
|
| 72 |
|
|
input[2:0] MAC_add_prom_add ,
|
| 73 |
|
|
input MAC_add_prom_wr ,
|
| 74 |
|
|
input tx_pause_en ,
|
| 75 |
|
|
input xoff_cpu ,
|
| 76 |
|
|
input xon_cpu ,
|
| 77 |
|
|
//MAC_rx_flow ,
|
| 78 |
|
|
input [15:0] pause_quanta ,
|
| 79 |
|
|
input pause_quanta_val ,
|
| 80 |
|
|
);
|
| 81 |
|
|
//******************************************************************************
|
| 82 |
|
|
//internal signals
|
| 83 |
|
|
//******************************************************************************
|
| 84 |
|
|
//CRC_gen Interface
|
| 85 |
|
|
wire CRC_init ;
|
| 86 |
|
|
wire[7:0] Frame_data ;
|
| 87 |
|
|
wire Data_en ;
|
| 88 |
|
|
wire CRC_rd ;
|
| 89 |
|
|
wire CRC_end ;
|
| 90 |
|
|
wire[7:0] CRC_out ;
|
| 91 |
|
|
//Ramdon_gen interface
|
| 92 |
|
|
wire Random_init ;
|
| 93 |
|
|
wire[3:0] RetryCnt ;
|
| 94 |
|
|
wire Random_time_meet ;//levle hight indicate random time passed away
|
| 95 |
|
|
//flow control
|
| 96 |
|
|
wire pause_apply ;
|
| 97 |
|
|
wire pause_quanta_sub ;
|
| 98 |
|
|
wire xoff_gen ;
|
| 99 |
|
|
wire xoff_gen_complete ;
|
| 100 |
|
|
wire xon_gen ;
|
| 101 |
|
|
wire xon_gen_complete ;
|
| 102 |
|
|
//MAC_rx_FF
|
| 103 |
|
|
wire[7:0] Fifo_data ;
|
| 104 |
|
|
wire Fifo_rd ;
|
| 105 |
|
|
wire Fifo_eop ;
|
| 106 |
|
|
wire Fifo_da ;
|
| 107 |
|
|
wire Fifo_rd_finish ;
|
| 108 |
|
|
wire Fifo_rd_retry ;
|
| 109 |
|
|
wire Fifo_ra ;
|
| 110 |
|
|
wire Fifo_data_err_empty ;
|
| 111 |
|
|
wire Fifo_data_err_full ;
|
| 112 |
|
|
//MAC_tx_addr_add
|
| 113 |
|
|
wire MAC_tx_addr_init ;
|
| 114 |
|
|
wire MAC_tx_addr_rd ;
|
| 115 |
|
|
wire[7:0] MAC_tx_addr_data ;
|
| 116 |
|
|
|
| 117 |
|
|
//******************************************************************************
|
| 118 |
|
|
//instantiation
|
| 119 |
|
|
//******************************************************************************
|
| 120 |
|
|
MAC_tx_ctrl U_MAC_tx_ctrl(
|
| 121 |
|
|
.Reset (Reset ),
|
| 122 |
|
|
.Clk (Clk ),
|
| 123 |
|
|
//CRC_gen Interface (//CRC_gen Interface ),
|
| 124 |
|
|
.CRC_init (CRC_init ),
|
| 125 |
|
|
.Frame_data (Frame_data ),
|
| 126 |
|
|
.Data_en (Data_en ),
|
| 127 |
|
|
.CRC_rd (CRC_rd ),
|
| 128 |
|
|
.CRC_end (CRC_end ),
|
| 129 |
|
|
.CRC_out (CRC_out ),
|
| 130 |
|
|
//Ramdon_gen interfac (//Ramdon_gen interfac ),
|
| 131 |
|
|
.Random_init (Random_init ),
|
| 132 |
|
|
.RetryCnt (RetryCnt ),
|
| 133 |
|
|
.Random_time_meet (Random_time_meet ),
|
| 134 |
|
|
//flow control (//flow control ),
|
| 135 |
|
|
.pause_apply (pause_apply ),
|
| 136 |
|
|
.pause_quanta_sub (pause_quanta_sub ),
|
| 137 |
|
|
.xoff_gen (xoff_gen ),
|
| 138 |
|
|
.xoff_gen_complete (xoff_gen_complete ),
|
| 139 |
|
|
.xon_gen (xon_gen ),
|
| 140 |
|
|
.xon_gen_complete (xon_gen_complete ),
|
| 141 |
|
|
//MAC_tx_FF (//MAC_tx_FF ),
|
| 142 |
|
|
.Fifo_data (Fifo_data ),
|
| 143 |
|
|
.Fifo_rd (Fifo_rd ),
|
| 144 |
|
|
.Fifo_eop (Fifo_eop ),
|
| 145 |
|
|
.Fifo_da (Fifo_da ),
|
| 146 |
|
|
.Fifo_rd_finish (Fifo_rd_finish ),
|
| 147 |
|
|
.Fifo_rd_retry (Fifo_rd_retry ),
|
| 148 |
|
|
.Fifo_ra (Fifo_ra ),
|
| 149 |
|
|
.Fifo_data_err_empty (Fifo_data_err_empty ),
|
| 150 |
|
|
.Fifo_data_err_full (Fifo_data_err_full ),
|
| 151 |
|
|
//RMII (//RMII ),
|
| 152 |
|
|
.TxD (TxD ),
|
| 153 |
|
|
.TxEn (TxEn ),
|
| 154 |
|
|
.CRS (CRS ),
|
| 155 |
|
|
//MAC_tx_addr_add (//MAC_tx_addr_add ),
|
| 156 |
|
|
.MAC_tx_addr_rd (MAC_tx_addr_rd ),
|
| 157 |
|
|
.MAC_tx_addr_data (MAC_tx_addr_data ),
|
| 158 |
|
|
.MAC_tx_addr_init (MAC_tx_addr_init ),
|
| 159 |
|
|
//RMON (//RMON ),
|
| 160 |
|
|
.Tx_pkt_type_rmon (Tx_pkt_type_rmon ),
|
| 161 |
|
|
.Tx_pkt_length_rmon (Tx_pkt_length_rmon ),
|
| 162 |
|
|
.Tx_apply_rmon (Tx_apply_rmon ),
|
| 163 |
|
|
.Tx_pkt_err_type_rmon (Tx_pkt_err_type_rmon ),
|
| 164 |
|
|
//CPU (//CPU ),
|
| 165 |
|
|
.pause_frame_send_en (pause_frame_send_en ),
|
| 166 |
|
|
.pause_quanta_set (pause_quanta_set ),
|
| 167 |
|
|
.MAC_tx_add_en (MAC_tx_add_en ),
|
| 168 |
|
|
.FullDuplex (FullDuplex ),
|
| 169 |
|
|
.MaxRetry (MaxRetry ),
|
| 170 |
|
|
.IFGset (IFGset )
|
| 171 |
|
|
);
|
| 172 |
|
|
|
| 173 |
|
|
CRC_gen U_CRC_gen(
|
| 174 |
|
|
.Reset (Reset ),
|
| 175 |
|
|
.Clk (Clk ),
|
| 176 |
|
|
.Init (CRC_init ),
|
| 177 |
|
|
.Frame_data (Frame_data ),
|
| 178 |
|
|
.Data_en (Data_en ),
|
| 179 |
|
|
.CRC_rd (CRC_rd ),
|
| 180 |
|
|
.CRC_out (CRC_out ),
|
| 181 |
|
|
.CRC_end (CRC_end )
|
| 182 |
|
|
);
|
| 183 |
|
|
|
| 184 |
|
|
flow_ctrl U_flow_ctrl(
|
| 185 |
|
|
.Reset (Reset ),
|
| 186 |
|
|
.Clk (Clk ),
|
| 187 |
|
|
//host processor (//host processor ),
|
| 188 |
|
|
.tx_pause_en (tx_pause_en ),
|
| 189 |
|
|
.xoff_cpu (xoff_cpu ),
|
| 190 |
|
|
.xon_cpu (xon_cpu ),
|
| 191 |
|
|
//MAC_rx_flow (//MAC_rx_flow ),
|
| 192 |
|
|
.pause_quanta (pause_quanta ),
|
| 193 |
|
|
.pause_quanta_val (pause_quanta_val ),
|
| 194 |
|
|
//MAC_tx_ctrl (//MAC_tx_ctrl ),
|
| 195 |
|
|
.pause_apply (pause_apply ),
|
| 196 |
|
|
.pause_quanta_sub (pause_quanta_sub ),
|
| 197 |
|
|
.xoff_gen (xoff_gen ),
|
| 198 |
|
|
.xoff_gen_complete (xoff_gen_complete ),
|
| 199 |
|
|
.xon_gen (xon_gen ),
|
| 200 |
|
|
.xon_gen_complete (xon_gen_complete )
|
| 201 |
|
|
);
|
| 202 |
|
|
|
| 203 |
|
|
MAC_tx_addr_add U_MAC_tx_addr_add(
|
| 204 |
|
|
.Reset (Reset ),
|
| 205 |
|
|
.Clk (Clk ),
|
| 206 |
|
|
.MAC_tx_addr_rd (MAC_tx_addr_rd ),
|
| 207 |
|
|
.MAC_tx_addr_init (MAC_tx_addr_init ),
|
| 208 |
|
|
.MAC_tx_addr_data (MAC_tx_addr_data ),
|
| 209 |
|
|
//CPU (//CPU ),
|
| 210 |
|
|
.MAC_add_prom_data (MAC_add_prom_data ),
|
| 211 |
|
|
.MAC_add_prom_add (MAC_add_prom_add ),
|
| 212 |
|
|
.MAC_add_prom_wr (MAC_add_prom_wr )
|
| 213 |
|
|
);
|
| 214 |
|
|
|
| 215 |
|
|
MAC_tx_FF U_MAC_tx_FF(
|
| 216 |
|
|
.Reset (Reset ),
|
| 217 |
|
|
.Clk_MAC (Clk ),
|
| 218 |
|
|
.Clk_SYS (Clk_user ),
|
| 219 |
|
|
//MAC_rx_ctrl interf (//MAC_rx_ctrl interf ),
|
| 220 |
|
|
.Fifo_data (Fifo_data ),
|
| 221 |
|
|
.Fifo_rd (Fifo_rd ),
|
| 222 |
|
|
.Fifo_rd_finish (Fifo_rd_finish ),
|
| 223 |
|
|
.Fifo_rd_retry (Fifo_rd_retry ),
|
| 224 |
|
|
.Fifo_eop (Fifo_eop ),
|
| 225 |
|
|
.Fifo_da (Fifo_da ),
|
| 226 |
|
|
.Fifo_ra (Fifo_ra ),
|
| 227 |
|
|
.Fifo_data_err_empty (Fifo_data_err_empty ),
|
| 228 |
|
|
.Fifo_data_err_full (Fifo_data_err_full ),
|
| 229 |
|
|
//user interface (//user interface ),
|
| 230 |
|
|
.Tx_mac_wa (Tx_mac_wa ),
|
| 231 |
|
|
.Tx_mac_wr (Tx_mac_wr ),
|
| 232 |
|
|
.Tx_mac_data (Tx_mac_data ),
|
| 233 |
|
|
.Tx_mac_BE (Tx_mac_BE ),
|
| 234 |
|
|
.Tx_mac_sop (Tx_mac_sop ),
|
| 235 |
|
|
.Tx_mac_eop (Tx_mac_eop ),
|
| 236 |
|
|
//host interface (//host interface ),
|
| 237 |
|
|
.FullDuplex (FullDuplex ),
|
| 238 |
|
|
.Tx_Hwmark (Tx_Hwmark ),
|
| 239 |
|
|
.Tx_Lwmark (Tx_Lwmark )
|
| 240 |
|
|
);
|
| 241 |
|
|
|
| 242 |
|
|
Ramdon_gen U_Ramdon_gen(
|
| 243 |
|
|
.Reset (Reset ),
|
| 244 |
|
|
.Clk (Clk ),
|
| 245 |
|
|
.Init (Random_init ),
|
| 246 |
|
|
.RetryCnt (RetryCnt ),
|
| 247 |
|
|
.Random_time_meet (Random_time_meet )
|
| 248 |
|
|
);
|
| 249 |
|
|
|
| 250 |
|
|
endmodule
|
