| 1 |
20 |
maverickis |
#-- Synplicity, Inc.
|
| 2 |
|
|
#-- Version Synplify Pro 8.1
|
| 3 |
|
|
#-- Project file D:\root\home\ethernet_tri_mode\syn\syn_altrea.prj
|
| 4 |
|
|
#-- Written on Sun Jun 25 09:40:49 2006
|
| 5 |
|
|
|
| 6 |
|
|
|
| 7 |
|
|
#add_file options
|
| 8 |
|
|
add_file -verilog "../rtl/verilog/header.v"
|
| 9 |
|
|
add_file -verilog "../rtl/verilog/MAC_tx/MAC_tx_FF.v"
|
| 10 |
|
|
add_file -verilog "../rtl/verilog/MAC_tx/Ramdon_gen.v"
|
| 11 |
|
|
add_file -verilog "../rtl/verilog/MAC_tx/CRC_gen.v"
|
| 12 |
|
|
add_file -verilog "../rtl/verilog/MAC_tx/MAC_tx_addr_add.v"
|
| 13 |
|
|
add_file -verilog "../rtl/verilog/MAC_tx/MAC_tx_Ctrl.v"
|
| 14 |
|
|
add_file -verilog "../rtl/verilog/MAC_tx/flow_ctrl.v"
|
| 15 |
|
|
add_file -verilog "../rtl/verilog/MAC_rx/CRC_chk.v"
|
| 16 |
|
|
add_file -verilog "../rtl/verilog/MAC_rx/MAC_rx_add_chk.v"
|
| 17 |
|
|
add_file -verilog "../rtl/verilog/MAC_rx/MAC_rx_FF.v"
|
| 18 |
|
|
add_file -verilog "../rtl/verilog/MAC_rx/MAC_rx_ctrl.v"
|
| 19 |
|
|
add_file -verilog "../rtl/verilog/RMON/RMON_addr_gen.v"
|
| 20 |
|
|
add_file -verilog "../rtl/verilog/RMON/RMON_ctrl.v"
|
| 21 |
|
|
add_file -verilog "../rtl/verilog/RMON/RMON_dpram.v"
|
| 22 |
|
|
add_file -verilog "../rtl/verilog/MAC_rx/Broadcast_filter.v"
|
| 23 |
|
|
add_file -verilog "../rtl/verilog/RMON.v"
|
| 24 |
|
|
add_file -verilog "../rtl/verilog/MAC_rx.v"
|
| 25 |
|
|
add_file -verilog "../rtl/verilog/MAC_tx.v"
|
| 26 |
|
|
add_file -verilog "../rtl/verilog/miim/eth_clockgen.v"
|
| 27 |
|
|
add_file -verilog "../rtl/verilog/miim/eth_outputcontrol.v"
|
| 28 |
|
|
add_file -verilog "../rtl/verilog/miim/eth_shiftreg.v"
|
| 29 |
|
|
add_file -verilog "../rtl/verilog/miim/timescale.v"
|
| 30 |
|
|
add_file -verilog "../rtl/verilog/TECH/altera/duram.v"
|
| 31 |
|
|
add_file -verilog "../rtl/verilog/TECH/altera/CLK_SWITCH.v"
|
| 32 |
|
|
add_file -verilog "../rtl/verilog/TECH/altera/CLK_DIV2.v"
|
| 33 |
|
|
add_file -verilog "../rtl/verilog/eth_miim.v"
|
| 34 |
|
|
add_file -verilog "../rtl/verilog/Clk_ctrl.v"
|
| 35 |
|
|
add_file -verilog "../rtl/verilog/Phy_int.v"
|
| 36 |
|
|
add_file -verilog "../rtl/verilog/Reg_int.v"
|
| 37 |
|
|
add_file -verilog "../rtl/verilog/MAC_top.v"
|
| 38 |
|
|
|
| 39 |
|
|
|
| 40 |
|
|
#implementation: "syn"
|
| 41 |
|
|
impl -add syn
|
| 42 |
|
|
|
| 43 |
|
|
#device options
|
| 44 |
|
|
set_option -technology STRATIX
|
| 45 |
|
|
set_option -part EP1S30
|
| 46 |
|
|
set_option -package FC780
|
| 47 |
|
|
set_option -speed_grade -5
|
| 48 |
|
|
|
| 49 |
|
|
#compilation/mapping options
|
| 50 |
|
|
set_option -default_enum_encoding onehot
|
| 51 |
|
|
set_option -symbolic_fsm_compiler 0
|
| 52 |
|
|
set_option -resource_sharing 1
|
| 53 |
|
|
set_option -use_fsm_explorer 0
|
| 54 |
|
|
set_option -top_module "MAC_top"
|
| 55 |
|
|
|
| 56 |
|
|
#map options
|
| 57 |
|
|
set_option -frequency auto
|
| 58 |
|
|
set_option -run_prop_extract 0
|
| 59 |
|
|
set_option -fanout_limit 500
|
| 60 |
|
|
set_option -disable_io_insertion 0
|
| 61 |
|
|
set_option -pipe 1
|
| 62 |
|
|
set_option -update_models_cp 0
|
| 63 |
|
|
set_option -retiming 0
|
| 64 |
|
|
set_option -verification_mode 0
|
| 65 |
|
|
set_option -fixgatedclocks 0
|
| 66 |
|
|
set_option -no_sequential_opt 0
|
| 67 |
|
|
|
| 68 |
|
|
#simulation options
|
| 69 |
|
|
set_option -write_verilog 1
|
| 70 |
|
|
set_option -write_vhdl 0
|
| 71 |
|
|
|
| 72 |
|
|
#VIF options
|
| 73 |
|
|
set_option -write_vif 1
|
| 74 |
|
|
|
| 75 |
|
|
#automatic place and route (vendor) options
|
| 76 |
|
|
set_option -write_apr_constraint 0
|
| 77 |
|
|
|
| 78 |
|
|
#set result format/file last
|
| 79 |
|
|
project -result_file "./MAC_top.vqm"
|
| 80 |
|
|
|
| 81 |
|
|
#
|
| 82 |
|
|
#implementation attributes
|
| 83 |
|
|
|
| 84 |
|
|
set_option -vlog_std v2001
|
| 85 |
|
|
set_option -dup 0
|
| 86 |
|
|
set_option -project_relative_includes 1
|
| 87 |
|
|
|
| 88 |
|
|
#par_1 attributes
|
| 89 |
|
|
set_option -job par_1 -add par
|
| 90 |
|
|
set_option -job par_1 -option run_backannotation 0
|
| 91 |
|
|
impl -active "syn"
|
