OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [sim/] [rtl_sim/] [ncsim_sim/] [bin/] [ncelab_xilinx.args] - Blame information for rev 361

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 171 mohor
-snapshot worklib.ethernet:fun
2
-cdslib ../bin/cds.lib
3
-hdlvar ../bin/hdl.var
4
-logfile ../log/ncelab_xilinx.log
5
-access +wc
6
-messages
7
-no_tchk_msg
8
-v93
9
worklib.tb_ethernet worklib.glbl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.