1 |
15 |
mohor |
//////////////////////////////////////////////////////////////////////
|
2 |
|
|
//// ////
|
3 |
|
|
//// eth_defines.v ////
|
4 |
|
|
//// ////
|
5 |
|
|
//// This file is part of the Ethernet IP core project ////
|
6 |
37 |
mohor |
//// http://www.opencores.org/projects/ethmac/ ////
|
7 |
15 |
mohor |
//// ////
|
8 |
|
|
//// Author(s): ////
|
9 |
|
|
//// - Igor Mohor (igorM@opencores.org) ////
|
10 |
|
|
//// ////
|
11 |
|
|
//// All additional information is avaliable in the Readme.txt ////
|
12 |
|
|
//// file. ////
|
13 |
|
|
//// ////
|
14 |
|
|
//////////////////////////////////////////////////////////////////////
|
15 |
|
|
//// ////
|
16 |
|
|
//// Copyright (C) 2001 Authors ////
|
17 |
|
|
//// ////
|
18 |
|
|
//// This source file may be used and distributed without ////
|
19 |
|
|
//// restriction provided that this copyright statement is not ////
|
20 |
|
|
//// removed from the file and that any derivative work contains ////
|
21 |
|
|
//// the original copyright notice and the associated disclaimer. ////
|
22 |
|
|
//// ////
|
23 |
|
|
//// This source file is free software; you can redistribute it ////
|
24 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
25 |
|
|
//// Public License as published by the Free Software Foundation; ////
|
26 |
|
|
//// either version 2.1 of the License, or (at your option) any ////
|
27 |
|
|
//// later version. ////
|
28 |
|
|
//// ////
|
29 |
|
|
//// This source is distributed in the hope that it will be ////
|
30 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
31 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
32 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
33 |
|
|
//// details. ////
|
34 |
|
|
//// ////
|
35 |
|
|
//// You should have received a copy of the GNU Lesser General ////
|
36 |
|
|
//// Public License along with this source; if not, download it ////
|
37 |
|
|
//// from http://www.opencores.org/lgpl.shtml ////
|
38 |
|
|
//// ////
|
39 |
|
|
//////////////////////////////////////////////////////////////////////
|
40 |
|
|
//
|
41 |
|
|
// CVS Revision History
|
42 |
|
|
//
|
43 |
|
|
// $Log: not supported by cvs2svn $
|
44 |
42 |
mohor |
// Revision 1.8 2002/02/05 16:44:38 mohor
|
45 |
|
|
// Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
|
46 |
|
|
// MHz. Statuses, overrun, control frame transmission and reception still need
|
47 |
|
|
// to be fixed.
|
48 |
|
|
//
|
49 |
40 |
mohor |
// Revision 1.7 2002/01/23 10:28:16 mohor
|
50 |
|
|
// Link in the header changed.
|
51 |
|
|
//
|
52 |
37 |
mohor |
// Revision 1.6 2001/12/05 15:00:16 mohor
|
53 |
|
|
// RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
|
54 |
|
|
// instead of the number of RX descriptors).
|
55 |
|
|
//
|
56 |
34 |
mohor |
// Revision 1.5 2001/12/05 10:21:37 mohor
|
57 |
|
|
// ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead.
|
58 |
|
|
//
|
59 |
32 |
mohor |
// Revision 1.4 2001/11/13 14:23:56 mohor
|
60 |
|
|
// Generic memory model is used. Defines are changed for the same reason.
|
61 |
|
|
//
|
62 |
29 |
mohor |
// Revision 1.3 2001/10/18 12:07:11 mohor
|
63 |
|
|
// Status signals changed, Adress decoding changed, interrupt controller
|
64 |
|
|
// added.
|
65 |
|
|
//
|
66 |
21 |
mohor |
// Revision 1.2 2001/09/24 15:02:56 mohor
|
67 |
|
|
// Defines changed (All precede with ETH_). Small changes because some
|
68 |
|
|
// tools generate warnings when two operands are together. Synchronization
|
69 |
|
|
// between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
|
70 |
|
|
// demands).
|
71 |
|
|
//
|
72 |
20 |
mohor |
// Revision 1.1 2001/08/06 14:44:29 mohor
|
73 |
|
|
// A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
|
74 |
|
|
// Include files fixed to contain no path.
|
75 |
|
|
// File names and module names changed ta have a eth_ prologue in the name.
|
76 |
|
|
// File eth_timescale.v is used to define timescale
|
77 |
|
|
// All pin names on the top module are changed to contain _I, _O or _OE at the end.
|
78 |
|
|
// Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
|
79 |
|
|
// and Mdo_OE. The bidirectional signal must be created on the top level. This
|
80 |
|
|
// is done due to the ASIC tools.
|
81 |
|
|
//
|
82 |
15 |
mohor |
// Revision 1.1 2001/07/30 21:23:42 mohor
|
83 |
|
|
// Directory structure changed. Files checked and joind together.
|
84 |
|
|
//
|
85 |
|
|
//
|
86 |
|
|
//
|
87 |
|
|
//
|
88 |
|
|
//
|
89 |
|
|
|
90 |
32 |
mohor |
|
91 |
|
|
//`define WISHBONE_DMA // Using DMA
|
92 |
|
|
|
93 |
|
|
|
94 |
29 |
mohor |
// Selection of the used memory
|
95 |
|
|
//`define XILINX_RAMB4 // Core is going to be implemented in Virtex FPGA and contains Virtex
|
96 |
|
|
// specific elements.
|
97 |
15 |
mohor |
|
98 |
29 |
mohor |
//`define ARTISAN_SDP // Core is going to be implemented in ASIC (using Artisan RAM)
|
99 |
15 |
mohor |
|
100 |
|
|
|
101 |
21 |
mohor |
`define ETH_MODER_ADR 6'h0 // 0x0
|
102 |
|
|
`define ETH_INT_SOURCE_ADR 6'h1 // 0x4
|
103 |
|
|
`define ETH_INT_MASK_ADR 6'h2 // 0x8
|
104 |
|
|
`define ETH_IPGT_ADR 6'h3 // 0xC
|
105 |
|
|
`define ETH_IPGR1_ADR 6'h4 // 0x10
|
106 |
|
|
`define ETH_IPGR2_ADR 6'h5 // 0x14
|
107 |
|
|
`define ETH_PACKETLEN_ADR 6'h6 // 0x18
|
108 |
|
|
`define ETH_COLLCONF_ADR 6'h7 // 0x1C
|
109 |
34 |
mohor |
`define ETH_TX_BD_NUM_ADR 6'h8 // 0x20
|
110 |
21 |
mohor |
`define ETH_CTRLMODER_ADR 6'h9 // 0x24
|
111 |
|
|
`define ETH_MIIMODER_ADR 6'hA // 0x28
|
112 |
|
|
`define ETH_MIICOMMAND_ADR 6'hB // 0x2C
|
113 |
|
|
`define ETH_MIIADDRESS_ADR 6'hC // 0x30
|
114 |
|
|
`define ETH_MIITX_DATA_ADR 6'hD // 0x34
|
115 |
|
|
`define ETH_MIIRX_DATA_ADR 6'hE // 0x38
|
116 |
|
|
`define ETH_MIISTATUS_ADR 6'hF // 0x3C
|
117 |
|
|
`define ETH_MAC_ADDR0_ADR 6'h10 // 0x40
|
118 |
|
|
`define ETH_MAC_ADDR1_ADR 6'h11 // 0x44
|
119 |
15 |
mohor |
|
120 |
|
|
|
121 |
|
|
|
122 |
40 |
mohor |
`define ETH_MODER_DEF 32'h0000A800
|
123 |
20 |
mohor |
`define ETH_INT_SOURCE_DEF 32'h00000000
|
124 |
|
|
`define ETH_INT_MASK_DEF 32'h00000000
|
125 |
|
|
`define ETH_IPGT_DEF 32'h00000012
|
126 |
|
|
`define ETH_IPGR1_DEF 32'h0000000C
|
127 |
|
|
`define ETH_IPGR2_DEF 32'h00000012
|
128 |
|
|
`define ETH_PACKETLEN_DEF 32'h003C0600
|
129 |
42 |
mohor |
`define ETH_COLLCONF_DEF 32'h000F003f
|
130 |
20 |
mohor |
`define ETH_CTRLMODER_DEF 32'h00000000
|
131 |
|
|
`define ETH_MIIMODER_DEF 32'h00000064
|
132 |
|
|
`define ETH_MIICOMMAND_DEF 32'h00000000
|
133 |
|
|
`define ETH_MIIADDRESS_DEF 32'h00000000
|
134 |
|
|
`define ETH_MIITX_DATA_DEF 32'h00000000
|
135 |
|
|
`define ETH_MIIRX_DATA_DEF 32'h00000000
|
136 |
|
|
`define ETH_MIISTATUS_DEF 32'h00000000
|
137 |
|
|
`define ETH_MAC_ADDR0_DEF 32'h00000000
|
138 |
|
|
`define ETH_MAC_ADDR1_DEF 32'h00000000
|
139 |
15 |
mohor |
|
140 |
34 |
mohor |
`define ETH_TX_BD_NUM_DEF 8'h80
|
141 |
40 |
mohor |
|
142 |
|
|
|
143 |
|
|
// Outputs are registered (uncomment when needed)
|
144 |
|
|
// `define ETH_REGISTERED_OUTPUTS
|
145 |
|
|
|
146 |
|
|
`define TX_FIFO_CNT_WIDTH 4
|
147 |
|
|
`define TX_FIFO_DEPTH 8
|
148 |
|
|
`define TX_FIFO_DATA_WIDTH 32
|
149 |
|
|
|
150 |
|
|
`define RX_FIFO_CNT_WIDTH 4
|
151 |
|
|
`define RX_FIFO_DEPTH 8
|
152 |
|
|
`define RX_FIFO_DATA_WIDTH 32
|
153 |
|
|
|