OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_25/] [sim/] [rtl_sim/] [ncsim_sim/] [run/] [top_groups.do] - Blame information for rev 338

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 172 mohor
// Signalscan Version 6.7p1
2
 
3
 
4
define noactivityindicator
5
define analog waveform lines
6
define add variable default overlay off
7
define waveform window analogheight 1
8
define terminal automatic
9
define buttons control \
10
  1 opensimmulationfile \
11
  2 executedofile \
12
  3 designbrowser \
13
  4 waveform \
14
  5 source \
15
  6 breakpoints \
16
  7 definesourcessearchpath \
17
  8 exit \
18
  9 createbreakpoint \
19
  10 creategroup \
20
  11 createmarker \
21
  12 closesimmulationfile \
22
  13 renamesimmulationfile \
23
  14 replacesimulationfiledata \
24
  15 listopensimmulationfiles \
25
  16 savedofile
26
define buttons waveform \
27
  1 undo \
28
  2 cut \
29
  3 copy \
30
  4 paste \
31
  5 delete \
32
  6 zoomin \
33
  7 zoomout \
34
  8 zoomoutfull \
35
  9 expand \
36
  10 createmarker \
37
  11 designbrowser:1 \
38
  12 variableradixbinary \
39
  13 variableradixoctal \
40
  14 variableradixdecimal \
41
  15 variableradixhexadecimal \
42
  16 variableradixascii
43
define buttons designbrowser \
44
  1 undo \
45
  2 cut \
46
  3 copy \
47
  4 paste \
48
  5 delete \
49
  6 cdupscope \
50
  7 getallvariables \
51
  8 getdeepallvariables \
52
  9 addvariables \
53
  10 addvarsandclosewindow \
54
  11 closewindow \
55
  12 scopefiltermodule \
56
  13 scopefiltertask \
57
  14 scopefilterfunction \
58
  15 scopefilterblock \
59
  16 scopefilterprimitive
60
define buttons event \
61
  1 undo \
62
  2 cut \
63
  3 copy \
64
  4 paste \
65
  5 delete \
66
  6 move \
67
  7 closewindow \
68
  8 duplicate \
69
  9 defineasrisingedge \
70
  10 defineasfallingedge \
71
  11 defineasanyedge \
72
  12 variableradixbinary \
73
  13 variableradixoctal \
74
  14 variableradixdecimal \
75
  15 variableradixhexadecimal \
76
  16 variableradixascii
77
define buttons source \
78
  1 undo \
79
  2 cut \
80
  3 copy \
81
  4 paste \
82
  5 delete \
83
  6 createbreakpoint \
84
  7 creategroup \
85
  8 createmarker \
86
  9 createevent \
87
  10 createregisterpage \
88
  11 closewindow \
89
  12 opensimmulationfile \
90
  13 closesimmulationfile \
91
  14 renamesimmulationfile \
92
  15 replacesimulationfiledata \
93
  16 listopensimmulationfiles
94
define buttons register \
95
  1 undo \
96
  2 cut \
97
  3 copy \
98
  4 paste \
99
  5 delete \
100
  6 createregisterpage \
101
  7 closewindow \
102
  8 continuefor \
103
  9 continueuntil \
104
  10 continueforever \
105
  11 stop \
106
  12 previous \
107
  13 next \
108
  14 variableradixbinary \
109
  15 variableradixhexadecimal \
110
  16 variableradixascii
111
define show related transactions
112
define exit prompt
113
define event search direction forward
114
define variable nofullhierarchy
115
define variable nofilenames
116
define variable nofullpathfilenames
117
include bookmark with filenames
118
include scope history without filenames
119 310 tadejm
define waveform window listpane 5.84
120
define waveform window namepane 16.26
121 172 mohor
define multivalueindication
122
define pattern curpos dot
123
define pattern cursor1 dot
124
define pattern cursor2 dot
125
define pattern marker dot
126
define print designer "Miha Dolenc"
127
define print border
128
define print color blackonwhite
129
define print command "/usr/ucb/lpr -P%P"
130
define print printer  lp
131
define print range visible
132
define print variable visible
133
define rise fall time low threshold percentage 10
134
define rise fall time high threshold percentage 90
135
define rise fall time low value 0
136
define rise fall time high value 3.3
137
define sendmail command "/usr/lib/sendmail"
138
define sequence time width 30.00
139
define snap
140
 
141
define source noprompt
142
define time units default
143
define userdefinedbussymbol
144
define user guide directory "/usr/local/designacc/signalscan-6.7p1/doc/html"
145
define waveform window grid off
146
define waveform window waveheight 14
147
define waveform window wavespace 6
148
define web browser command netscape
149
define zoom outfull on initial add off
150
add group \
151
    A \
152
 
153
add group \
154
    "WISHBONE common" \
155
      tb_ethernet.eth_top.wb_clk_i \
156
      tb_ethernet.eth_top.wb_rst_i \
157
      tb_ethernet.eth_top.wb_dat_i[31:0]'h \
158
      tb_ethernet.eth_top.wb_dat_o[31:0]'h \
159
      tb_ethernet.eth_top.wb_err_o \
160
 
161
add group \
162
    "WISHBONE slave signals" \
163
      tb_ethernet.eth_top.wb_adr_i[11:2]'h \
164
      tb_ethernet.eth_top.wb_sel_i[3:0]'h \
165
      tb_ethernet.eth_top.wb_we_i \
166
      tb_ethernet.eth_top.wb_cyc_i \
167
      tb_ethernet.eth_top.wb_stb_i \
168
      tb_ethernet.eth_top.wb_ack_o \
169
 
170
add group \
171
    "WISHBONE master signals" \
172
      tb_ethernet.eth_top.m_wb_adr_o[31:0]'h \
173
      tb_ethernet.eth_top.m_wb_sel_o[3:0]'h \
174
      tb_ethernet.eth_top.m_wb_we_o \
175
      tb_ethernet.eth_top.m_wb_dat_i[31:0]'h \
176
      tb_ethernet.eth_top.m_wb_dat_o[31:0]'h \
177
      tb_ethernet.eth_top.m_wb_cyc_o \
178
      tb_ethernet.eth_top.m_wb_stb_o \
179
      tb_ethernet.eth_top.m_wb_ack_i \
180
      tb_ethernet.eth_top.m_wb_err_i \
181
 
182
add group \
183 310 tadejm
    "MAC FIFO" \
184
      tb_ethernet.eth_top.wishbone.rx_fifo.write \
185
      tb_ethernet.eth_top.wishbone.rx_fifo.data_in[31:0]'h \
186
      tb_ethernet.eth_top.wishbone.rx_fifo.write_pointer[3:0]'h \
187
      tb_ethernet.eth_top.wishbone.rx_fifo.almost_full \
188
      tb_ethernet.eth_top.wishbone.rx_fifo.full \
189
      tb_ethernet.eth_top.wishbone.rx_fifo.read \
190
      tb_ethernet.eth_top.wishbone.rx_fifo.data_out[31:0]'h \
191
      tb_ethernet.eth_top.wishbone.rx_fifo.read_pointer[3:0]'h \
192
      tb_ethernet.eth_top.wishbone.rx_fifo.almost_empty \
193
      tb_ethernet.eth_top.wishbone.rx_fifo.empty \
194
 
195
add group \
196
    "MAC registers" \
197
      tb_ethernet.eth_top.ethreg1.MODEROut[31:0]'h \
198
      tb_ethernet.eth_top.ethreg1.INT_SOURCEOut[31:0]'h \
199
      tb_ethernet.eth_top.ethreg1.INT_MASKOut[31:0]'h \
200
      tb_ethernet.eth_top.ethreg1.IPGTOut[31:0]'h \
201
      tb_ethernet.eth_top.ethreg1.IPGR1Out[31:0]'h \
202
      tb_ethernet.eth_top.ethreg1.IPGR2Out[31:0]'h \
203
      tb_ethernet.eth_top.ethreg1.PACKETLENOut[31:0]'h \
204
      tb_ethernet.eth_top.ethreg1.COLLCONFOut[31:0]'h \
205
      tb_ethernet.eth_top.ethreg1.TX_BD_NUMOut[31:0]'h \
206
      tb_ethernet.eth_top.ethreg1.CTRLMODEROut[31:0]'h \
207
      tb_ethernet.eth_top.ethreg1.MIIMODEROut[31:0]'h \
208
      tb_ethernet.eth_top.ethreg1.MIICOMMANDOut[31:0]'h \
209
      tb_ethernet.eth_top.ethreg1.MIIADDRESSOut[31:0]'h \
210
      tb_ethernet.eth_top.ethreg1.MIITX_DATAOut[31:0]'h \
211
      tb_ethernet.eth_top.ethreg1.MIIRX_DATAOut[31:0]'h \
212
      tb_ethernet.eth_top.ethreg1.MIISTATUSOut[31:0]'h \
213
      tb_ethernet.eth_top.ethreg1.MAC_ADDR0Out[31:0]'h \
214
      tb_ethernet.eth_top.ethreg1.MAC_ADDR1Out[31:0]'h \
215
      tb_ethernet.eth_top.ethreg1.HASH0Out[31:0]'h \
216
      tb_ethernet.eth_top.ethreg1.HASH1Out[31:0]'h \
217
      tb_ethernet.eth_top.ethreg1.TXCTRLOut[31:0]'h \
218
 
219
add group \
220
    testbench_test_signals \
221
      tb_ethernet.test_mac_full_duplex_transmit.i_length's \
222
      tb_ethernet.test_mac_full_duplex_transmit.tmp_len's \
223
 
224
add group \
225 172 mohor
    "MAC common" \
226
      tb_ethernet.eth_top.mcoll_pad_i \
227
      tb_ethernet.eth_top.mcrs_pad_i \
228
 
229
add group \
230
    "MAC TX" \
231
      tb_ethernet.eth_top.mtx_clk_pad_i \
232
      tb_ethernet.eth_top.mtxd_pad_o[3:0]'h \
233
      tb_ethernet.eth_top.mtxen_pad_o \
234
      tb_ethernet.eth_top.mtxerr_pad_o \
235
 
236
add group \
237
    "MAC RX" \
238
      tb_ethernet.eth_top.mrx_clk_pad_i \
239
      tb_ethernet.eth_top.mrxd_pad_i[3:0]'h \
240
      tb_ethernet.eth_top.mrxdv_pad_i \
241
      tb_ethernet.eth_top.mrxerr_pad_i \
242
 
243
add group \
244
    "MAC MIIM interface" \
245
      tb_ethernet.eth_top.mdc_pad_o \
246
      tb_ethernet.eth_top.md_padoe_o \
247
      tb_ethernet.eth_top.md_pad_o \
248
      tb_ethernet.eth_top.md_pad_i \
249
      tb_ethernet.eth_top.miim1.Busy \
250
      tb_ethernet.eth_top.miim1.LinkFail \
251
      tb_ethernet.eth_top.miim1.Nvalid \
252
      tb_ethernet.eth_top.miim1.CtrlData[15:0]'h \
253
      tb_ethernet.eth_top.miim1.UpdateMIIRX_DATAReg \
254
      tb_ethernet.eth_top.miim1.Prsd[15:0]'h \
255
      tb_ethernet.eth_top.miim1.Divider[7:0]'h \
256
 
257
add group \
258
    "Test signals" \
259
      tb_ethernet.test_name[799:0]'a \
260 310 tadejm
      tb_ethernet.eth_top.miim1.Nvalid \
261
      tb_ethernet.eth_top.miim1.Busy \
262
      tb_ethernet.eth_top.miim1.LinkFail \
263
      tb_ethernet.eth_top.miim1.WriteDataOp \
264
      tb_ethernet.eth_top.miim1.ReadStatusOp \
265
      tb_ethernet.eth_top.miim1.ScanStatusOp \
266 172 mohor
      tb_ethernet.eth_top.ethreg1.MIISTATUSOut[31:0]'h \
267 310 tadejm
      tb_ethernet.eth_top.ethreg1.MIITX_DATAOut[31:0]'h \
268
      tb_ethernet.eth_top.ethreg1.MIIRX_DATAOut[31:0]'h \
269
      tb_ethernet.eth_top.ethreg1.MIIMODEROut[31:0]'h \
270 172 mohor
      tb_ethernet.eth_top.miim1.InProgress \
271
      tb_ethernet.eth_top.miim1.InProgress_q1 \
272
      tb_ethernet.eth_top.miim1.InProgress_q2 \
273
      tb_ethernet.eth_top.miim1.InProgress_q3 \
274
      tb_ethernet.eth_top.miim1.shftrg.ShiftReg[7:0]'h \
275
      tb_ethernet.eth_phy.status_bit6_0[6:0]'h \
276
      tb_ethernet.eth_phy.control_bit8_0[8:0]'h \
277
      tb_ethernet.eth_phy.control_bit9 \
278
      tb_ethernet.eth_phy.control_bit14_10[14:10]'h \
279
      tb_ethernet.eth_phy.control_bit15 \
280
      tb_ethernet.eth_phy.eth_speed \
281
      tb_ethernet.eth_phy.m_rst_n_i \
282
      tb_ethernet.eth_phy.mcoll_o \
283
      tb_ethernet.eth_phy.mcrs_o \
284
      tb_ethernet.eth_phy.md_get_phy_address \
285
      tb_ethernet.eth_phy.md_get_reg_address \
286
      tb_ethernet.eth_phy.md_get_reg_data_in \
287
      tb_ethernet.eth_phy.md_put_reg_data_in \
288
      tb_ethernet.eth_phy.md_put_reg_data_out \
289
      tb_ethernet.eth_phy.reg_data_in[15:0]'h \
290
      tb_ethernet.eth_phy.reg_data_out[15:0]'h \
291
      tb_ethernet.eth_phy.register_bus_in[15:0]'h \
292
      tb_ethernet.eth_phy.register_bus_out[15:0]'h \
293
      tb_ethernet.eth_phy.reg_address[4:0]'h \
294
      tb_ethernet.eth_phy.md_io_output \
295
      tb_ethernet.eth_phy.md_io_enable \
296
      tb_ethernet.eth_phy.md_io \
297
      tb_ethernet.Mdc_O \
298
      tb_ethernet.Mdi_I \
299
      tb_ethernet.Mdio_IO \
300
      tb_ethernet.Mdo_O \
301
      tb_ethernet.Mdo_OE \
302
      tb_ethernet.eth_phy.md_io_enable \
303
      tb_ethernet.eth_phy.md_io_output \
304
      tb_ethernet.eth_phy.md_io_rd_wr \
305
      tb_ethernet.eth_phy.md_io_reg \
306
      tb_ethernet.eth_phy.m_rst_n_i \
307
      tb_ethernet.eth_phy.md_transfer_cnt'd \
308
      tb_ethernet.eth_phy.md_transfer_cnt_reset \
309
      tb_ethernet.eth_phy.mdc_i \
310
      tb_ethernet.eth_phy.mrx_clk_o \
311
      tb_ethernet.eth_phy.mrxd_o[3:0]'h \
312
      tb_ethernet.eth_phy.mrxdv_o \
313
      tb_ethernet.eth_phy.mrxerr_o \
314
      tb_ethernet.eth_phy.mtx_clk_o \
315
      tb_ethernet.eth_phy.mtxd_i[3:0]'h \
316
      tb_ethernet.eth_phy.mtxen_i \
317
      tb_ethernet.eth_phy.mtxerr_i \
318
      tb_ethernet.eth_phy.phy_address[4:0]'h \
319
      tb_ethernet.eth_phy.phy_id1[15:0]'h \
320
      tb_ethernet.eth_phy.phy_id2[15:0]'h \
321
      tb_ethernet.eth_phy.phy_log[31:0]'h \
322
      tb_ethernet.eth_phy.reg_address[4:0]'h \
323
      tb_ethernet.eth_phy.register_bus_in[15:0]'h \
324
      tb_ethernet.eth_phy.register_bus_out[15:0]'h \
325
      tb_ethernet.eth_phy.registers_addr_data_test_operation \
326
      tb_ethernet.eth_phy.rx_link_down_halfperiod \
327
        ( \
328
          minmax 0 93 \
329
        ) \
330
      tb_ethernet.eth_phy.self_clear_d0 \
331
      tb_ethernet.eth_phy.self_clear_d1 \
332
      tb_ethernet.eth_phy.self_clear_d2 \
333
      tb_ethernet.eth_phy.self_clear_d3 \
334
      tb_ethernet.eth_phy.status_bit6_0[6:0]'h \
335
      tb_ethernet.eth_phy.status_bit7 \
336
      tb_ethernet.eth_phy.status_bit8 \
337
      tb_ethernet.eth_phy.status_bit15_9[15:9]'h \
338
 
339
 
340
deselect all
341 310 tadejm
open window designbrowser 1 geometry 56 119 855 550
342 172 mohor
open window waveform 1 geometry 10 59 1592 1094
343 310 tadejm
zoom at 0(0)ns 0.00000403 0.00000000

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.