OpenCores
URL https://opencores.org/ocsvn/ethmac10g/ethmac10g/trunk

Subversion Repositories ethmac10g

[/] [ethmac10g/] [tags/] [V10/] [rtl/] [verilog/] [rx_engine/] [rxReceiveEngine.ucf] - Blame information for rev 72

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 39 fisher5090
#AREA_GROUP "AG_counters" RANGE = SLICE_X34Y37:SLICE_X41Y32
2
#INST "counters" AREA_GROUP = "AG_counters"
3
#AREA_GROUP "AG_crcmodule" RANGE = SLICE_X32Y21:SLICE_X49Y4
4
#INST "crcmodule" AREA_GROUP = "AG_crcmodule"
5
#AREA_GROUP "AG_datapath_main" RANGE = SLICE_X14Y35:SLICE_X29Y20
6
#INST "datapath_main" AREA_GROUP = "AG_datapath_main"
7
#AREA_GROUP "AG_lenchecker" RANGE = SLICE_X44Y37:SLICE_X51Y30
8
#INST "lenchecker" AREA_GROUP = "AG_lenchecker"
9
#AREA_GROUP "AG_rx_rs" RANGE = SLICE_X0Y31:SLICE_X9Y20
10
#INST "rx_rs" AREA_GROUP = "AG_rx_rs"
11
#AREA_GROUP "AG_rx_stat" RANGE = SLICE_X46Y27:SLICE_X49Y24
12
#INST "rx_stat" AREA_GROUP = "AG_rx_stat"
13
#AREA_GROUP "AG_statemachine" RANGE = SLICE_X34Y27:SLICE_X41Y24
14
#INST "statemachine" AREA_GROUP = "AG_statemachine"
15
#PACE: Start of Constraints generated by PACE
16
#PACE: Start of PACE I/O Pin Assignments
17
#PACE: Start of PACE Area Constraints
18
AREA_GROUP "AG_rxReceiveEngine" RANGE = SLICE_X2Y37:SLICE_X33Y2 ;
19
INST "/" AREA_GROUP = "AG_rxReceiveEngine" ;
20
#PACE: Start of PACE Prohibit Constraints
21
#PACE: End of Constraints generated by PACE
22
NET "rxclk_in" TNM_NET = "rxclk_in";
23
TIMESPEC "TS_rxclk_in" = PERIOD "rxclk_in" 6.5 ns HIGH 50 %;
24
#OFFSET = IN 2 ns BEFORE "rxclk_in" HIGH ;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.