OpenCores
URL https://opencores.org/ocsvn/ethmac10g/ethmac10g/trunk

Subversion Repositories ethmac10g

[/] [ethmac10g/] [trunk/] [rtl/] [verilog/] [rx_engine/] [rxRSLayer.v] - Blame information for rev 39

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 39 fisher5090
//////////////////////////////////////////////////////////////////////
2
////                                                                                                                                                                    ////
3
//// MODULE NAME: rxRSLayer                                                                                             ////
4
////                                                                                                                                                                    ////
5
//// DESCRIPTION: Reconciliation SubLayer of 10 Gigabit Ethernet. ////
6
////                                                              ////
7
////                                                                                                                                                                    ////
8
//// This file is part of the 10 Gigabit Ethernet IP core project ////
9
////  http://www.opencores.org/projects/ethmac10g/                                              ////
10
////                                                                                                                                                                    ////
11
//// AUTHOR(S):                                                                                                                                 ////
12
//// Zheng Cao                                                               ////
13
////                                                                                                    ////
14
//////////////////////////////////////////////////////////////////////
15
////                                                                                                                                                                    ////
16
//// Copyright (c) 2005 AUTHORS.  All rights reserved.                     ////
17
////                                                                                                                                                                    ////
18
//// This source file may be used and distributed without         ////
19
//// restriction provided that this copyright statement is not    ////
20
//// removed from the file and that any derivative work contains  ////
21
//// the original copyright notice and the associated disclaimer. ////
22
////                                                              ////
23
//// This source file is free software; you can redistribute it   ////
24
//// and/or modify it under the terms of the GNU Lesser General   ////
25
//// Public License as published by the Free Software Foundation; ////
26
//// either version 2.1 of the License, or (at your option) any   ////
27
//// later version.                                               ////
28
////                                                              ////
29
//// This source is distributed in the hope that it will be       ////
30
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
31
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
32
//// PURPOSE.  See the GNU Lesser General Public License for more ////
33
//// details.                                                     ////
34
////                                                              ////
35
//// You should have received a copy of the GNU Lesser General    ////
36
//// Public License along with this source; if not, download it   ////
37
//// from http://www.opencores.org/lgpl.shtml                                                   ////
38
////                                                                                                                                                                    ////
39
//////////////////////////////////////////////////////////////////////
40
//
41
// CVS REVISION HISTORY:
42
//
43
// $Log: not supported by cvs2svn $
44
// Revision 1.1  2005/12/25 16:43:10  Zheng Cao
45
// 
46
// 
47
//
48
//////////////////////////////////////////////////////////////////////
49
 
50
`include "timescale.v"
51
`include "xgiga_define.v"
52
 
53
module rxRSLayer(rxclk, rxclk_180, reset, link_fault, rxd64, rxc8, rxd_in, rxc_in);
54
    input rxclk;
55
         input rxclk_180;
56
    input reset;
57
         input [31:0] rxd_in;
58
    input [3:0] rxc_in;
59
    output [1:0] link_fault;
60
    output [63:0] rxd64;
61
    output [7:0] rxc8;
62
 
63
         wire  local_fault;
64
         wire  remote_fault;
65
         wire[1:0]  link_fault;
66
 
67
         rxRSIO datapath(.rxclk(rxclk),
68
                         .rxclk_180(rxclk_180),
69
                         .reset(reset),
70
                                                  .rxd_in(rxd_in),
71
                                                  .rxc_in(rxc_in),
72
                                                  .rxd64(rxd64),
73
                                                  .rxc8(rxc8),
74
                                                  .local_fault(local_fault),
75
                                                  .remote_fault(remote_fault)
76
                                                  );
77
 
78
         rxLinkFaultState statemachine(.rxclk(rxclk_180),
79
                                       .reset(reset),
80
                                                                                         .local_fault(local_fault),
81
                                                                                         .remote_fault(remote_fault),
82
                                                                                         .link_fault(link_fault)
83
                                                                                         );
84
 
85
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.