URL https://opencores.org/ocsvn/fade_ether_protocol/fade_ether_protocol/trunk

Subversion Repositories fade_ether_protocol

[/] [fade_ether_protocol/] [trunk/] [stable_jumbo_frames_version/] [fpga/] [src/] [kc705/] [ack_fifo/] [ack_fifo.xci] - Blame information for rev 40

Go to most recent revision | Details | Compare with Previous | View Log




  xilinx.com
  xci
  unknown
  1.0
  
    
      ack_fifo
      
      
        ack_fifo
        Independent_Clocks_Block_RAM
        2
        2
        Native
        First_Word_Fall_Through
        false
        64
        512
        64
        512
        false
        false
        true
        true
        Asynchronous_Reset
        1
        true
        0
        false
        false
        false
        false
        Active_High
        false
        Active_High
        false
        Active_High
        false
        Active_High
        false
        false
        false
        false
        false
        9
        false
        9
        false
        9
        false
        1
        1
        No_Programmable_Full_Threshold
        511
        510
        No_Programmable_Empty_Threshold
        4
        5
        AXI4
        Common_Clock
        false
        Slave_Interface_Clock_Enable
        READ_WRITE
        0
        32
        64
        0
        0
        0
        0
        0
        1
        0
        0
        4
        true
        false
        false
        1
        false
        1
        FIFO
        Common_Clock_Block_RAM
        Data_FIFO
        false
        false
        false
        16
        false
        No_Programmable_Full_Threshold
        1023
        No_Programmable_Empty_Threshold
        1022
        FIFO
        Common_Clock_Block_RAM
        Data_FIFO
        false
        false
        false
        1024
        false
        No_Programmable_Full_Threshold
        1023
        No_Programmable_Empty_Threshold
        1022
        FIFO
        Common_Clock_Block_RAM
        Data_FIFO
        false
        false
        false
        16
        false
        No_Programmable_Full_Threshold
        1023
        No_Programmable_Empty_Threshold
        1022
        FIFO
        Common_Clock_Block_RAM
        Data_FIFO
        false
        false
        false
        16
        false
        No_Programmable_Full_Threshold
        1023
        No_Programmable_Empty_Threshold
        1022
        FIFO
        Common_Clock_Block_RAM
        Data_FIFO
        false
        false
        false
        1024
        false
        No_Programmable_Full_Threshold
        1023
        No_Programmable_Empty_Threshold
        1022
        FIFO
        Common_Clock_Block_RAM
        Data_FIFO
        false
        false
        false
        1024
        false
        No_Programmable_Full_Threshold
        1023
        No_Programmable_Empty_Threshold
        1022
        Fully_Registered
        Fully_Registered
        Fully_Registered
        Fully_Registered
        Fully_Registered
        Fully_Registered
        false
        Active_High
        false
        Active_High
        false
        false
        false
        false
        false
        false
        false
        false
        0
        0
        9
        BlankString
        64
        0
        64
        0
        kintex7
        1
        0
        0
        0
        0
        0
        0
        0
        0
        0
        1
        0
        0
        0
        0
        0
        0
        2
        0
        1
        BlankString
        0
        0
        0
        1
        512x72
        4
        5
        0
        511
        510
        0
        9
        512
        1
        9
        0
        1
        0
        0
        0
        0
        0
        0
        0
        0
        9
        512
        1
        9
        1
        1
        1
        0
        2
        0
        1
        1
        1
        0
        0
        0
        0
        0
        0
        1
        32
        64
        8
        1
        0
        0
        0
        0
        0
        0
        1
        1
        1
        1
        1
        1
        0
        0
        1
        1
        0
        0
        0
        8
        1
        1
        4
        1
        1
        0
        0
        0
        0
        0
        0
        1
        1
        1
        1
        1
        1
        0
        0
        0
        0
        0
        0
        512x36
        1kx36
        512x36
        512x36
        1kx36
        1kx18
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        32
        64
        2
        32
        64
        1
        16
        1024
        16
        16
        1024
        1024
        4
        10
        4
        4
        10
        10
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        0
        1023
        1023
        1023
        1023
        1023
        1023
        0
        0
        0
        0
        0
        0
        1022
        1022
        1022
        1022
        1022
        1022
        0
        0
        0
        0
        0
        0
        kintex7
        xc7k325t
        ffg900
        -2
        C
        
        VHDL
        MIXED
        TRUE
        TRUE
        xilinx.com:kc705:part0:0.9
        TRUE
        2014.4
        3
        OUT_OF_CONTEXT
        
        .
        .
      
    
  


Line No.	Rev	Author	Line
1	15	wzab
2
3			`xilinx.com`
4			`xci`
5			`unknown`
6			`1.0`
7
8
9			`ack_fifo`
10
11
12			`ack_fifo`
13			`Independent_Clocks_Block_RAM`
14			`2`
15			`2`
16			`Native`
17			`First_Word_Fall_Through`
18			`false`
19			`64`
20			`512`
21			`64`
22			`512`
23			`false`
24			`false`
25			`true`
26			`true`
27			`Asynchronous_Reset`
28			`1`
29			`true`
30			`0`
31			`false`
32			`false`
33			`false`
34			`false`
35			`Active_High`
36			`false`
37			`Active_High`
38			`false`
39			`Active_High`
40			`false`
41			`Active_High`
42			`false`
43			`false`
44			`false`
45			`false`
46			`false`
47			`9`
48			`false`
49			`9`
50			`false`
51			`9`
52			`false`
53			`1`
54			`1`
55			`No_Programmable_Full_Threshold`
56			`511`
57			`510`
58			`No_Programmable_Empty_Threshold`
59			`4`
60			`5`
61			`AXI4`
62			`Common_Clock`
63			`false`
64			`Slave_Interface_Clock_Enable`
65			`READ_WRITE`
66			`0`
67			`32`
68			`64`
69			`0`
70			`0`
71			`0`
72			`0`
73			`0`
74			`1`
75			`0`
76			`0`
77			`4`
78			`true`
79			`false`
80			`false`
81			`1`
82			`false`
83			`1`
84			`FIFO`
85			`Common_Clock_Block_RAM`
86			`Data_FIFO`
87			`false`
88			`false`
89			`false`
90			`16`
91			`false`
92			`No_Programmable_Full_Threshold`
93			`1023`
94			`No_Programmable_Empty_Threshold`
95			`1022`
96			`FIFO`
97			`Common_Clock_Block_RAM`
98			`Data_FIFO`
99			`false`
100			`false`
101			`false`
102			`1024`
103			`false`
104			`No_Programmable_Full_Threshold`
105			`1023`
106			`No_Programmable_Empty_Threshold`
107			`1022`
108			`FIFO`
109			`Common_Clock_Block_RAM`
110			`Data_FIFO`
111			`false`
112			`false`
113			`false`
114			`16`
115			`false`
116			`No_Programmable_Full_Threshold`
117			`1023`
118			`No_Programmable_Empty_Threshold`
119			`1022`
120			`FIFO`
121			`Common_Clock_Block_RAM`
122			`Data_FIFO`
123			`false`
124			`false`
125			`false`
126			`16`
127			`false`
128			`No_Programmable_Full_Threshold`
129			`1023`
130			`No_Programmable_Empty_Threshold`
131			`1022`
132			`FIFO`
133			`Common_Clock_Block_RAM`
134			`Data_FIFO`
135			`false`
136			`false`
137			`false`
138			`1024`
139			`false`
140			`No_Programmable_Full_Threshold`
141			`1023`
142			`No_Programmable_Empty_Threshold`
143			`1022`
144			`FIFO`
145			`Common_Clock_Block_RAM`
146			`Data_FIFO`
147			`false`
148			`false`
149			`false`
150			`1024`
151			`false`
152			`No_Programmable_Full_Threshold`
153			`1023`
154			`No_Programmable_Empty_Threshold`
155			`1022`
156			`Fully_Registered`
157			`Fully_Registered`
158			`Fully_Registered`
159			`Fully_Registered`
160			`Fully_Registered`
161			`Fully_Registered`
162			`false`
163			`Active_High`
164			`false`
165			`Active_High`
166			`false`
167			`false`
168			`false`
169			`false`
170			`false`
171			`false`
172	18	wzab	`false`
173			`false`
174	15	wzab	`0`
175			`0`
176			`9`
177			`BlankString`
178			`64`
179			`0`
180			`64`
181			`0`
182			`kintex7`
183			`1`
184			`0`
185			`0`
186			`0`
187			`0`
188			`0`
189			`0`
190			`0`
191			`0`
192			`0`
193			`1`
194			`0`
195			`0`
196			`0`
197			`0`
198			`0`
199			`0`
200			`2`
201			`0`
202			`1`
203			`BlankString`
204			`0`
205			`0`
206			`0`
207			`1`
208			`512x72`
209			`4`
210			`5`
211			`0`
212			`511`
213			`510`
214			`0`
215			`9`
216			`512`
217			`1`
218			`9`
219			`0`
220			`1`
221			`0`
222			`0`
223			`0`
224			`0`
225			`0`
226			`0`
227			`0`
228			`0`
229			`9`
230			`512`
231			`1`
232			`9`
233			`1`
234			`1`
235			`1`
236			`0`
237			`2`
238			`0`
239			`1`
240			`1`
241			`1`
242			`0`
243			`0`
244			`0`
245			`0`
246			`0`
247			`0`
248			`1`
249			`32`
250			`64`
251			`8`
252			`1`
253			`0`
254			`0`
255			`0`
256			`0`
257			`0`
258			`0`
259			`1`
260			`1`
261			`1`
262			`1`
263			`1`
264			`1`
265			`0`
266			`0`
267			`1`
268			`1`
269			`0`
270			`0`
271			`0`
272			`8`
273			`1`
274			`1`
275			`4`
276			`1`
277			`1`
278			`0`
279			`0`
280			`0`
281			`0`
282			`0`
283			`0`
284			`1`
285			`1`
286			`1`
287			`1`
288			`1`
289			`1`
290			`0`
291			`0`
292			`0`
293			`0`
294			`0`
295			`0`
296			`512x36`
297			`1kx36`
298			`512x36`
299			`512x36`
300			`1kx36`
301			`1kx18`
302			`0`
303			`0`
304			`0`
305			`0`
306			`0`
307			`0`
308			`0`
309			`0`
310			`0`
311			`0`
312			`0`
313			`0`
314			`32`
315			`64`
316			`2`
317			`32`
318			`64`
319			`1`
320			`16`
321			`1024`
322			`16`
323			`16`
324			`1024`
325			`1024`
326			`4`
327			`10`
328			`4`
329			`4`
330			`10`
331			`10`
332			`0`
333			`0`
334			`0`
335			`0`
336			`0`
337			`0`
338			`0`
339			`0`
340			`0`
341			`0`
342			`0`
343			`0`
344			`0`
345			`0`
346			`0`
347			`0`
348			`0`
349			`0`
350			`1023`
351			`1023`
352			`1023`
353			`1023`
354			`1023`
355			`1023`
356			`0`
357			`0`
358			`0`
359			`0`
360			`0`
361			`0`
362			`1022`
363			`1022`
364			`1022`
365			`1022`
366			`1022`
367			`1022`
368			`0`
369			`0`
370			`0`
371			`0`
372			`0`
373			`0`
374			`kintex7`
375			`xc7k325t`
376			`ffg900`
377			`-2`
378	18	wzab	`C`
379
380	15	wzab	`VHDL`
381			`MIXED`
382			`TRUE`
383			`TRUE`
384			`xilinx.com:kc705:part0:0.9`
385			`TRUE`
386	35	wzab	`2014.4`
387			`3`
388	15	wzab	`OUT_OF_CONTEXT`
389	18	wzab
390	15	wzab	`.`
391			`.`
392
393
394
395

Browse

Tools

Subversion Repositories fade_ether_protocol

[/] [fade_ether_protocol/] [trunk/] [stable_jumbo_frames_version/] [fpga/] [src/] [kc705/] [ack_fifo/] [ack_fifo.xci] - Blame information for rev 40