1 |
2 |
craighaywo |
Welcome to Xilinx CORE Generator.
|
2 |
|
|
Help system initialized.
|
3 |
|
|
The IP Catalog has been reloaded.
|
4 |
|
|
Opening project file
|
5 |
|
|
/home/craig/Documents/CW/Git_Repos/hw_client/ipcore_dir/coregen.cgp.
|
6 |
|
|
Recustomize and Generate (Under Current Project Settings)INFO:sim:172 - Generating IP...
|
7 |
|
|
Applying current project options...
|
8 |
|
|
Finished applying current project options.
|
9 |
|
|
ERROR:sim - Unable to find /home/craig/Documents/craigs/projectV/nexys2/ps2
|
10 |
|
|
ERROR:sim - keyboard/ps2keyboard/lat0-12.coe
|
11 |
|
|
ERROR:sim - Coregen is looking for
|
12 |
|
|
/home/craig/Documents/craigs/projectV/nexys2/ps2
|
13 |
|
|
ERROR:sim - keyboard/ps2keyboard/lat0-12.coe
|
14 |
|
|
ERROR:sim - Unable to find /home/craig/Documents/craigs/projectV/nexys2/ps2
|
15 |
|
|
ERROR:sim - keyboard/ps2keyboard/lat0-12.coe
|
16 |
|
|
ERROR:sim - Coregen is looking for
|
17 |
|
|
/home/craig/Documents/craigs/projectV/nexys2/ps2
|
18 |
|
|
ERROR:sim - keyboard/ps2keyboard/lat0-12.coe
|
19 |
|
|
ERROR:sim - An invalid core configuration has been detected during
|
20 |
|
|
ERROR:sim - Customization. Core parameters will be reset to their default
|
21 |
|
|
values.
|
22 |
|
|
Resolving generics for 'FONT_MEM'...
|
23 |
|
|
Applying external generics to 'FONT_MEM'...
|
24 |
|
|
Delivering associated files for 'FONT_MEM'...
|
25 |
|
|
WARNING:sim - Component blk_mem_gen_v7_2 does not have a valid model name for
|
26 |
|
|
VHDL synthesis
|
27 |
|
|
Delivering EJava files for 'FONT_MEM'...
|
28 |
|
|
Generating implementation netlist for 'FONT_MEM'...
|
29 |
|
|
INFO:sim - Pre-processing HDL files for 'FONT_MEM'...
|
30 |
|
|
Running synthesis for 'FONT_MEM'
|
31 |
|
|
Running ngcbuild...
|
32 |
|
|
Writing VHO instantiation template for 'FONT_MEM'...
|
33 |
|
|
Writing VHDL instantiation wrapper for 'FONT_MEM'...
|
34 |
|
|
Writing VHDL behavioral simulation model for 'FONT_MEM'...
|
35 |
|
|
WARNING:sim - No files were found for the view xilinx_documentation
|
36 |
|
|
Generating ASY schematic symbol...
|
37 |
|
|
INFO:sim:949 - Finished generation of ASY schematic symbol.
|
38 |
|
|
Generating metadata file...
|
39 |
|
|
Generating ISE project file for 'FONT_MEM'...
|
40 |
|
|
Generating ISE project...
|
41 |
|
|
XCO file found: FONT_MEM.xco
|
42 |
|
|
XMDF file found: FONT_MEM_xmdf.tcl
|
43 |
|
|
Adding
|
44 |
|
|
/home/craig/Documents/CW/Git_Repos/hw_client/ipcore_dir/tmp/_cg/FONT_MEM.asy
|
45 |
|
|
-view all -origin_type imported
|
46 |
|
|
Adding
|
47 |
|
|
/home/craig/Documents/CW/Git_Repos/hw_client/ipcore_dir/tmp/_cg/FONT_MEM.ngc
|
48 |
|
|
-view all -origin_type created
|
49 |
|
|
Checking file
|
50 |
|
|
"/home/craig/Documents/CW/Git_Repos/hw_client/ipcore_dir/tmp/_cg/FONT_MEM.ngc"
|
51 |
|
|
for project device match ...
|
52 |
|
|
File
|
53 |
|
|
"/home/craig/Documents/CW/Git_Repos/hw_client/ipcore_dir/tmp/_cg/FONT_MEM.ngc"
|
54 |
|
|
device information matches project device.
|
55 |
|
|
Adding
|
56 |
|
|
/home/craig/Documents/CW/Git_Repos/hw_client/ipcore_dir/tmp/_cg/FONT_MEM.vhd
|
57 |
|
|
-view all -origin_type created
|
58 |
|
|
INFO:HDLCompiler:1061 - Parsing VHDL file
|
59 |
|
|
"/home/craig/Documents/CW/Git_Repos/hw_client/ipcore_dir/tmp/_cg/FONT_MEM.vhd
|
60 |
|
|
" into library work
|
61 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
62 |
|
|
Adding
|
63 |
|
|
/home/craig/Documents/CW/Git_Repos/hw_client/ipcore_dir/tmp/_cg/FONT_MEM.vho
|
64 |
|
|
-view all -origin_type imported
|
65 |
|
|
Adding
|
66 |
|
|
/home/craig/Documents/CW/Git_Repos/hw_client/ipcore_dir/tmp/_cg/FONT_MEM_synth.v
|
67 |
|
|
hd -view all -origin_type created
|
68 |
|
|
INFO:HDLCompiler:1061 - Parsing VHDL file
|
69 |
|
|
"/home/craig/Documents/CW/Git_Repos/hw_client/ipcore_dir/tmp/_cg/FONT_MEM_syn
|
70 |
|
|
th.vhd" into library work
|
71 |
|
|
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
|
72 |
|
|
WARNING:ProjectMgmt - Duplicate Design Unit 'FONT_MEM' found in library 'work'
|
73 |
|
|
WARNING:ProjectMgmt -
|
74 |
|
|
"/home/craig/Documents/CW/Git_Repos/hw_client/ipcore_dir/tmp/_cg/FONT_MEM.vhd
|
75 |
|
|
" line 43 (active)
|
76 |
|
|
WARNING:ProjectMgmt -
|
77 |
|
|
"/home/craig/Documents/CW/Git_Repos/hw_client/ipcore_dir/tmp/_cg/FONT_MEM_syn
|
78 |
|
|
th.vhd" line 64
|
79 |
|
|
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
|
80 |
|
|
Please set the new top explicitly by running the "project set top" command.
|
81 |
|
|
To re-calculate the new top automatically, set the "Auto Implementation Top"
|
82 |
|
|
property to true.
|
83 |
|
|
Top level has been set to "/FONT_MEM"
|
84 |
|
|
Generating README file...
|
85 |
|
|
Generating FLIST file...
|
86 |
|
|
INFO:sim:948 - Finished FLIST file generation.
|
87 |
|
|
Launching README viewer...
|
88 |
|
|
Moving files to output directory...
|
89 |
|
|
Finished moving files to output directory
|
90 |
|
|
Saved CGP file for project 'coregen'.
|
91 |
|
|
Closed project file.
|