1 |
2 |
azmathmoos |
//////////////////////////////////////////////////////////////////////
|
2 |
|
|
//// ////
|
3 |
|
|
//// Copyright (C) 2014-2015 Azmath Moosa ////
|
4 |
|
|
//// ////
|
5 |
|
|
//// This source file may be used and distributed without ////
|
6 |
|
|
//// restriction provided that this copyright statement is not ////
|
7 |
|
|
//// removed from the file and that any derivative work contains ////
|
8 |
|
|
//// the original copyright notice and the associated disclaimer. ////
|
9 |
|
|
//// ////
|
10 |
|
|
//// This source file is free software; you can redistribute it ////
|
11 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
12 |
|
|
//// Public License as published by the Free Software Foundation; ////
|
13 |
|
|
//// either version 3 of the License, or (at your option) any ////
|
14 |
|
|
//// later version. ////
|
15 |
|
|
//// ////
|
16 |
|
|
//// This source is distributed in the hope that it will be ////
|
17 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
18 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
19 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
20 |
|
|
//// details. ////
|
21 |
|
|
//// ////
|
22 |
|
|
//// You should have received a copy of the GNU Lesser General ////
|
23 |
|
|
//// Public License along with this source; if not, download it ////
|
24 |
|
|
//// from http://www.opencores.org/lgpl.shtml ////
|
25 |
|
|
//// ////
|
26 |
|
|
//////////////////////////////////////////////////////////////////////
|
27 |
|
|
`timescale 1ns / 1ps
|
28 |
|
|
`include "Configuration.v"
|
29 |
|
|
/*
|
30 |
|
|
-----General Format---------
|
31 |
|
|
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
|
32 |
|
|
|Type|S0|S1|S2|Imm|Mod_Sel|Operation|
|
33 |
|
|
`````````````````````````````````````
|
34 |
|
|
|
35 |
|
|
*/
|
36 |
|
|
|
37 |
|
|
|
38 |
|
|
module uOP_Store(
|
39 |
|
|
input Clk,
|
40 |
|
|
input write,
|
41 |
|
|
input [0:`uop_vector_msb] write_vector,
|
42 |
|
|
input [0:`uop_msb] write_uop,
|
43 |
|
|
input [0:`uop_vector_msb] uop_vector,
|
44 |
|
|
output [0:`uop_msb] uop
|
45 |
|
|
);
|
46 |
|
|
|
47 |
|
|
reg [0:`uop_msb] uOP_rom [0:`uop_n];
|
48 |
|
|
|
49 |
|
|
assign uop = uOP_rom[uop_vector];
|
50 |
|
|
|
51 |
|
|
//---initialize-----//
|
52 |
|
|
initial begin
|
53 |
|
|
uOP_rom[0] <= {`type_other,`wb_none,`RRR,`none,`op_none};// iNone_RRR
|
54 |
|
|
uOP_rom[1] <= {`type_other,`wb_rf,`RRR,`int_ALU,`ADD};// iADD_RRR
|
55 |
|
|
uOP_rom[2] <= {`type_other,`wb_rf,`RRI,`int_ALU,`ADD};// iADD_RRI
|
56 |
|
|
uOP_rom[3] <= {`type_other,`wb_rf,`RRR,`int_ALU,`SUB};// iSUB_RRR
|
57 |
|
|
uOP_rom[4] <= {`type_other,`wb_rf,`RRI,`int_ALU,`SUB};// iSUB_RRI
|
58 |
|
|
uOP_rom[5] <= {`type_other,`wb_rf,`RRR,`int_ALU,`ADC};// iADC_RRR
|
59 |
|
|
uOP_rom[6] <= {`type_other,`wb_rf,`RRI,`int_ALU,`ADC};// iADC_RRI
|
60 |
|
|
uOP_rom[7] <= {`type_other,`wb_rf,`RRR,`int_ALU,`SBC};// iSBC_RRR
|
61 |
|
|
uOP_rom[8] <= {`type_other,`wb_rf,`RRI,`int_ALU,`SBC};// iSBC_RRI
|
62 |
|
|
uOP_rom[9] <= {`type_other,`wb_rf,`RRR,`int_ALU,`AND};// iAND_RRR
|
63 |
|
|
uOP_rom[10] <= {`type_other,`wb_rf,`RRI,`int_ALU,`AND};// iAND_RRI
|
64 |
|
|
uOP_rom[11] <= {`type_other,`wb_rf,`RRR,`int_ALU,`OR};// iOR_RRR
|
65 |
|
|
uOP_rom[12] <= {`type_other,`wb_rf,`RRI,`int_ALU,`OR};// iOR_RRI
|
66 |
|
|
uOP_rom[13] <= {`type_other,`wb_rf,`RRR,`int_ALU,`XOR};// iXOR_RRR
|
67 |
|
|
uOP_rom[14] <= {`type_other,`wb_rf,`RRI,`int_ALU,`XOR};// iXOR_RRI
|
68 |
|
|
uOP_rom[15] <= {`type_branch,`wb_rf,`RRR,`int_ALU,`ADD};// iBranch_RRR
|
69 |
|
|
uOP_rom[16] <= {`type_branch,`wb_rf,`RRI,`int_ALU,`ADD};// iBranch_RRI
|
70 |
|
|
uOP_rom[17] <= {`type_branch,`wb_rf,`RI,`int_ALU,`ADD};// iBranch_RI
|
71 |
|
|
uOP_rom[18] <= {`type_load,`wb_rf,`RRR,`int_ALU,`ADD};// iLoad_RRR
|
72 |
|
|
uOP_rom[19] <= {`type_load,`wb_rf,`RRI,`int_ALU,`ADD};// iLoad_RRI
|
73 |
|
|
uOP_rom[20] <= {`type_load,`wb_rf,`RI,`int_ALU,`ADD};// iLoad_RI
|
74 |
|
|
uOP_rom[21] <= {`type_store,`wb_rf,`sRR,`int_ALU,`ADD};// iStore_sRR
|
75 |
|
|
uOP_rom[22] <= {`type_store,`wb_rf,`sRI,`int_ALU,`ADD};// iStore_sRI
|
76 |
|
|
uOP_rom[23] <= {`type_other,`wb_int,`RI,`int_ALU,`ADD};// iAddVector_RI
|
77 |
|
|
uOP_rom[24] <= {`type_other,`wb_uop,`RI,`int_ALU,`ADD};// iAdduOP_RI
|
78 |
|
|
uOP_rom[25] <= {`type_other,`wb_uop,`RRI,`int_ALU,`ADD};// iAdduOP_RRI
|
79 |
|
|
end
|
80 |
|
|
|
81 |
|
|
always@(posedge Clk) begin
|
82 |
|
|
if (write) begin//write
|
83 |
|
|
uOP_rom[write_vector] <= write_uop;
|
84 |
|
|
end
|
85 |
|
|
end
|
86 |
|
|
endmodule
|