1 |
4 |
azmathmoos |
`timescale 1ns / 1ps
|
2 |
|
|
`include "Configuration.v"
|
3 |
|
|
|
4 |
|
|
|
5 |
|
|
module ID_Stage(
|
6 |
|
|
input [0:`IF_ID_reg_w] IF_ID_reg,
|
7 |
|
|
input Clk,
|
8 |
|
|
input RST,
|
9 |
|
|
output [0:`reg_sel_w] RF_a,
|
10 |
|
|
output [0:`reg_sel_w] RF_b,
|
11 |
|
|
input [0:`dpw] RF_op_a,
|
12 |
|
|
input [0:`dpw] RF_op_b,
|
13 |
|
|
output [0:`ID_EX_reg_w] ID_EX_reg,
|
14 |
|
|
//---op forwarding pins---//
|
15 |
|
|
//output [0:`type_msb] curr_type,
|
16 |
|
|
input [0:1] reg_src_A, reg_src_B, st_src,
|
17 |
|
|
input [0:2] load_hazard_abs,
|
18 |
|
|
output rrr_adm, rri_adm, not_branch,
|
19 |
|
|
output [0:`uop_vector_msb] uop_vector,
|
20 |
|
|
input [0:`uop_msb] uop
|
21 |
|
|
);
|
22 |
|
|
//-----------------------MicroOperation--------------------------//
|
23 |
|
|
// wire [0:`uop_vector_msb] uop_vector;
|
24 |
|
|
// wire [0:`uop_msb] uop;
|
25 |
|
|
assign uop_vector = IF_ID_reg[0:`uop_vector_msb];
|
26 |
|
|
|
27 |
|
|
|
28 |
|
|
|
29 |
|
|
wire [0:3] adm;
|
30 |
|
|
wire [0:`type_msb] Type;
|
31 |
|
|
wire [0:`wb_dst_msb] WB_Dest;
|
32 |
|
|
wire [0:`mod_sel_msb] Mod_Sel;
|
33 |
|
|
wire [0:`operation_msb] Operation;
|
34 |
|
|
wire bS0, bS1, bS2, bImm;
|
35 |
|
|
|
36 |
|
|
|
37 |
|
|
assign Type = uop[0:`type_msb];
|
38 |
|
|
assign WB_Dest = uop[`type_msb+1:`type_msb+1+`wb_dst_msb];
|
39 |
|
|
assign adm = uop[`type_msb+1+`wb_dst_msb+1:`type_msb+1+`wb_dst_msb+4];
|
40 |
|
|
assign bS0 = uop[`type_msb+1+`wb_dst_msb+1];
|
41 |
|
|
assign bS1 = uop[`type_msb+1+`wb_dst_msb+2];
|
42 |
|
|
assign bS2 = uop[`type_msb+1+`wb_dst_msb+3];
|
43 |
|
|
assign bImm = uop[`type_msb+1+`wb_dst_msb+4];
|
44 |
|
|
assign Mod_Sel = uop[`type_msb+1+`wb_dst_msb+5:`type_msb+1+`wb_dst_msb+5+`mod_sel_msb];
|
45 |
|
|
assign Operation = uop[`type_msb+1+`wb_dst_msb+5+`mod_sel_msb+1:`type_msb+1+`wb_dst_msb+5+`mod_sel_msb+1+`operation_msb];
|
46 |
|
|
|
47 |
|
|
//------------fetch operands------------------//
|
48 |
|
|
wire [0:`inst_w-`uop_vector_msb-1] raw_operands;
|
49 |
|
|
assign raw_operands = IF_ID_reg[`uop_vector_msb+1:`inst_w];
|
50 |
|
|
|
51 |
|
|
wire [0:`dpw] S0, S1, S2, Imm;
|
52 |
|
|
reg [0:`dpw] buff_op_a, buff_op_b;
|
53 |
|
|
wire [0:`bc_msb] Rd_BC;
|
54 |
|
|
|
55 |
|
|
assign Rd_BC = raw_operands[0:`bc_msb];
|
56 |
|
|
|
57 |
|
|
|
58 |
|
|
//update RF_a in negative half of cycle -- no need for that wrong comment!
|
59 |
|
|
assign RF_a = bS0 ? Rd_BC[1:`bc_msb] : bS2 ? raw_operands[`bc_msb+1+`reg_sel_w+1:`bc_msb+1+`reg_sel_w+1+`reg_sel_w]:0 ;
|
60 |
|
|
assign S0 = bS0 ? buff_op_a : 0;
|
61 |
|
|
|
62 |
|
|
assign RF_b = bS1 ? raw_operands[`bc_msb+1:`bc_msb+1+`reg_sel_w]:0;
|
63 |
|
|
assign S1 = bS1 ? buff_op_b : 0;
|
64 |
|
|
|
65 |
|
|
|
66 |
|
|
assign Imm = bImm ? raw_operands[`bc_msb+1:`inst_w-`uop_vector_msb-1]:raw_operands[`bc_msb+1+`reg_sel_w+1:`inst_w-`uop_vector_msb-1];
|
67 |
|
|
assign S2 = bS2 ? buff_op_a : Imm;
|
68 |
|
|
|
69 |
|
|
//latch on to reg file in the negative half
|
70 |
|
|
always@(*) begin
|
71 |
|
|
if (~Clk) begin
|
72 |
|
|
buff_op_a <= RF_op_a;
|
73 |
|
|
buff_op_b <= RF_op_b;
|
74 |
|
|
end
|
75 |
|
|
end
|
76 |
|
|
|
77 |
|
|
//----Operand Forwarding----//
|
78 |
|
|
assign not_branch = (|(Type ^ `type_branch));
|
79 |
|
|
assign rrr_adm = (adm == `RRR);//(~(|(adm ^ `RRR)));
|
80 |
|
|
assign rri_adm = (adm == `RRI);
|
81 |
|
|
|
82 |
|
|
//-----next stage----//
|
83 |
|
|
assign ID_EX_reg = {Type,WB_Dest,Mod_Sel,Operation,Rd_BC,S0,S1,S2,reg_src_A,reg_src_B,st_src,load_hazard_abs};//
|
84 |
|
|
endmodule
|