OpenCores
URL https://opencores.org/ocsvn/fluid_core_2/fluid_core_2/trunk

Subversion Repositories fluid_core_2

[/] [fluid_core_2/] [trunk/] [xilinx14.5 project/] [isim/] [tb_Test_Bed_isim_beh.exe.sim/] [work/] [m_00000000000231553728_0771761976.c] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 azmathmoos
/**********************************************************************/
2
/*   ____  ____                                                       */
3
/*  /   /\/   /                                                       */
4
/* /___/  \  /                                                        */
5
/* \   \   \/                                                       */
6
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
7
/*  /   /          All Right Reserved.                                 */
8
/* /---/   /\                                                         */
9
/* \   \  /  \                                                      */
10
/*  \___\/\___\                                                    */
11
/***********************************************************************/
12
 
13
/* This file is designed for use with ISim build 0x7708f090 */
14
 
15
#define XSI_HIDE_SYMBOL_SPEC true
16
#include "xsi.h"
17
#include <memory.h>
18
#ifdef __GNUC__
19
#include <stdlib.h>
20
#else
21
#include <malloc.h>
22
#define alloca _alloca
23
#endif
24
static const char *ng0 = "C:/Users/Azmath/Documents/M Tech Project/FC2/tb_Test_Bed.v";
25
static int ng1[] = {0, 0};
26
static int ng2[] = {1, 0};
27
 
28
 
29
 
30
static void Initial_17_0(char *t0)
31
{
32
    char *t1;
33
    char *t2;
34
    char *t3;
35
 
36
LAB0:    t1 = (t0 + 2528U);
37
    t2 = *((char **)t1);
38
    if (t2 == 0)
39
        goto LAB2;
40
 
41
LAB3:    goto *t2;
42
 
43
LAB2:    xsi_set_current_line(17, ng0);
44
 
45
LAB4:    xsi_set_current_line(19, ng0);
46
    t2 = ((char*)((ng1)));
47
    t3 = (t0 + 1288);
48
    xsi_vlogvar_assign_value(t3, t2, 0, 0, 1);
49
    xsi_set_current_line(20, ng0);
50
    t2 = ((char*)((ng2)));
51
    t3 = (t0 + 1448);
52
    xsi_vlogvar_assign_value(t3, t2, 0, 0, 1);
53
    xsi_set_current_line(21, ng0);
54
    t2 = ((char*)((ng1)));
55
    t3 = (t0 + 1608);
56
    xsi_vlogvar_assign_value(t3, t2, 0, 0, 4);
57
    xsi_set_current_line(23, ng0);
58
    t2 = (t0 + 2336);
59
    xsi_process_wait(t2, 60000LL);
60
    *((char **)t1) = &&LAB5;
61
 
62
LAB1:    return;
63
LAB5:    xsi_set_current_line(24, ng0);
64
    t2 = ((char*)((ng1)));
65
    t3 = (t0 + 1448);
66
    xsi_vlogvar_assign_value(t3, t2, 0, 0, 1);
67
    goto LAB1;
68
 
69
}
70
 
71
static void Always_29_1(char *t0)
72
{
73
    char t3[8];
74
    char *t1;
75
    char *t2;
76
    char *t4;
77
    char *t5;
78
    char *t6;
79
    char *t7;
80
    unsigned int t8;
81
    unsigned int t9;
82
    unsigned int t10;
83
    unsigned int t11;
84
    unsigned int t12;
85
    char *t13;
86
    char *t14;
87
    char *t15;
88
    unsigned int t16;
89
    unsigned int t17;
90
    unsigned int t18;
91
    unsigned int t19;
92
    unsigned int t20;
93
    unsigned int t21;
94
    unsigned int t22;
95
    unsigned int t23;
96
    char *t24;
97
 
98
LAB0:    t1 = (t0 + 2776U);
99
    t2 = *((char **)t1);
100
    if (t2 == 0)
101
        goto LAB2;
102
 
103
LAB3:    goto *t2;
104
 
105
LAB2:    xsi_set_current_line(29, ng0);
106
 
107
LAB4:    xsi_set_current_line(30, ng0);
108
    t2 = (t0 + 2584);
109
    xsi_process_wait(t2, 50000LL);
110
    *((char **)t1) = &&LAB5;
111
 
112
LAB1:    return;
113
LAB5:    xsi_set_current_line(30, ng0);
114
    t4 = (t0 + 1288);
115
    t5 = (t4 + 56U);
116
    t6 = *((char **)t5);
117
    memset(t3, 0, 8);
118
    t7 = (t6 + 4);
119
    t8 = *((unsigned int *)t7);
120
    t9 = (~(t8));
121
    t10 = *((unsigned int *)t6);
122
    t11 = (t10 & t9);
123
    t12 = (t11 & 1U);
124
    if (t12 != 0)
125
        goto LAB9;
126
 
127
LAB7:    if (*((unsigned int *)t7) == 0)
128
        goto LAB6;
129
 
130
LAB8:    t13 = (t3 + 4);
131
    *((unsigned int *)t3) = 1;
132
    *((unsigned int *)t13) = 1;
133
 
134
LAB9:    t14 = (t3 + 4);
135
    t15 = (t6 + 4);
136
    t16 = *((unsigned int *)t6);
137
    t17 = (~(t16));
138
    *((unsigned int *)t3) = t17;
139
    *((unsigned int *)t14) = 0;
140
    if (*((unsigned int *)t15) != 0)
141
        goto LAB11;
142
 
143
LAB10:    t22 = *((unsigned int *)t3);
144
    *((unsigned int *)t3) = (t22 & 1U);
145
    t23 = *((unsigned int *)t14);
146
    *((unsigned int *)t14) = (t23 & 1U);
147
    t24 = (t0 + 1288);
148
    xsi_vlogvar_assign_value(t24, t3, 0, 0, 1);
149
    goto LAB2;
150
 
151
LAB6:    *((unsigned int *)t3) = 1;
152
    goto LAB9;
153
 
154
LAB11:    t18 = *((unsigned int *)t3);
155
    t19 = *((unsigned int *)t15);
156
    *((unsigned int *)t3) = (t18 | t19);
157
    t20 = *((unsigned int *)t14);
158
    t21 = *((unsigned int *)t15);
159
    *((unsigned int *)t14) = (t20 | t21);
160
    goto LAB10;
161
 
162
}
163
 
164
 
165
extern void work_m_00000000000231553728_0771761976_init()
166
{
167
        static char *pe[] = {(void *)Initial_17_0,(void *)Always_29_1};
168
        xsi_register_didat("work_m_00000000000231553728_0771761976", "isim/tb_Test_Bed_isim_beh.exe.sim/work/m_00000000000231553728_0771761976.didat");
169
        xsi_register_executes(pe);
170
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.