OpenCores
URL https://opencores.org/ocsvn/fp24fftk/fp24fftk/trunk

Subversion Repositories fp24fftk

[/] [fp24fftk/] [tags/] [project_structure.dat] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 kapitanov
-------------------------------------------------------------------------------
2
--
3
-- Title       : Project structure
4
-- Design      : fp24fftk
5
-- Author      : Kapitanov
6
-- Company     :
7
--
8
-------------------------------------------------------------------------------
9
-------------------------------------------------------------------------------
10
--              (c) Copyright 2015
11
--              Kapitanov.
12
--              All rights reserved.
13
-------------------------------------------------------------------------------
14
-------------------------------------------------------------------------------
15
 
16
---- The hierarchy of folders ----
17
 
18
-- FFT                  : FFT and IFFT top logic
19
-- fp24_delay           : delay lines package (short, medium, long)
20
-- fp24_init            : logic for Twiddle extraction
21
-- fp24_dpram_inbuf     : input buffer for FFT logic (1k-64k points)
22
-- fp24_dpram_ofbuf     : support function buffer (for example in "Pulse compression" processing)
23
-- fp24_op              : floating point arithmetic (add, sub, mult, fix2fp, fp2fix)
24
-- sp24_op              : some useful logic (full-adder, extended multipliers)
25
-- fp24_twiddle         : butterflies DIT/DIF, coefficients extraction
26
-- fp24_core_v6         : xilinx corelibs shift registers*
27
 
28
---- * Xilinx CoreGEN files will be replaced by own logic in the next versions
29
---- * Xilinx CoreGEN files don't inlude in the project
30
 
31
-------------------------------------------------------------------------------
32
-------------------------------------------------------------------------------
33
 
34
---- Software for testing**: ----
35
 
36
-- Aldec Active-HDL 9.3: https://www.aldec.com/
37
-- Xilinx ISE 14.7: http://www.xilinx.com/
38
-- Visual studio 2012 : https://www.visualstudio.com/
39
-- MathCAD 13: http://www.ptc.com/product/mathcad
40
 
41
---- Aldec Active-HDL used to testing all fp24fftk project.
42
---- Xilinx ISE used for synthesis and implementation.
43
---- Visual studio used to generate some test signals and to comapare an output RTL data with the "golden data".
44
---- MathCAD used to visualize signals representation (in the time and frequency domains).
45
 
46
-------------------------------------------------------------------------------
47
-------------------------------------------------------------------------------
48
 
49
---- Addition information:
50
-- This project also contains some files to self-testing.
51
 
52
-- tb: testbench file
53
-- log: 3 files for writing/reading in/out testbench
54
 
55
-------------------------------------------------------------------------------
56
-------------------------------------------------------------------------------
57
 
58
 
59
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.