OpenCores
URL https://opencores.org/ocsvn/fp_log/fp_log/trunk

Subversion Repositories fp_log

[/] [fp_log/] [trunk/] [LAU/] [COE Files/] [mantissa LUTs/] [ICSILog v1 mantissa LUT 4096/] [mant_lut_MEM.vhd] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 NikosAl 
--------------------------------------------------------------------------------
2 
-- Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
3 
--------------------------------------------------------------------------------
4 
--   ____  ____
5 
--  /   /\/   /
6 
-- /___/  \  /    Vendor: Xilinx
7 
-- \   \   \/     Version: K.39
8 
--  \   \         Application: netgen
9 
--  /   /         Filename: mant_lut_MEM.vhd
10 
-- /___/   /\     Timestamp: Fri Jun 19 12:11:07 2009
11 
-- \   \  /  \
12 
--  \___\/\___\
13 
--
14 
-- Command      : -intstyle ise -w -sim -ofmt vhdl "C:\Documents and Settings\Administrator\Desktop\Felsenstein Coprocessor\Logarithm LUT based\HW Implementation\Coregen\tmp\_cg\mant_lut_MEM.ngc" "C:\Documents and Settings\Administrator\Desktop\Felsenstein Coprocessor\Logarithm LUT based\HW Implementation\Coregen\tmp\_cg\mant_lut_MEM.vhd"
15 
-- Device       : 5vsx95tff1136-1
16 
-- Input file   : C:/Documents and Settings/Administrator/Desktop/Felsenstein Coprocessor/Logarithm LUT based/HW Implementation/Coregen/tmp/_cg/mant_lut_MEM.ngc
17 
-- Output file  : C:/Documents and Settings/Administrator/Desktop/Felsenstein Coprocessor/Logarithm LUT based/HW Implementation/Coregen/tmp/_cg/mant_lut_MEM.vhd
18 
-- # of Entities        : 1
19 
-- Design Name  : mant_lut_MEM
20 
-- Xilinx       : C:\Xilinx\10.1\ISE
21 
--
22 
-- Purpose:
23 
--     This VHDL netlist is a verification model and uses simulation
24 
--     primitives which may not represent the true implementation of the
25 
--     device, however the netlist is functionally correct and should not
26 
--     be modified. This file cannot be synthesized and should only be used
27 
--     with supported simulation tools.
28 
--
29 
-- Reference:
30 
--     Development System Reference Guide, Chapter 23
31 
--     Synthesis and Simulation Design Guide, Chapter 6
32 
--
33 
--------------------------------------------------------------------------------
34 
 
35 
 
36 
-- synthesis translate_off
37 
library IEEE;
38 
use IEEE.STD_LOGIC_1164.ALL;
39 
library UNISIM;
40 
use UNISIM.VCOMPONENTS.ALL;
41 
use UNISIM.VPKG.ALL;
42 
 
43 
entity mant_lut_MEM is
44 
  port (
45 
    clka : in STD_LOGIC := 'X';
46 
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
47 
    douta : out STD_LOGIC_VECTOR ( 26 downto 0 )
48 
  );
49 
end mant_lut_MEM;
50 
 
51 
architecture STRUCTURE of mant_lut_MEM is
52 
  signal BU2_N1 : STD_LOGIC;
53 
  signal NLW_VCC_P_UNCONNECTED : STD_LOGIC;
54 
  signal NLW_GND_G_UNCONNECTED : STD_LOGIC;
55 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC;
56 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC;
57 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC;
58 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC;
59 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_7_UNCONNECTED : STD_LOGIC;
60 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_6_UNCONNECTED : STD_LOGIC;
61 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_5_UNCONNECTED : STD_LOGIC;
62 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_4_UNCONNECTED : STD_LOGIC;
63 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_7_UNCONNECTED : STD_LOGIC;
64 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_6_UNCONNECTED : STD_LOGIC;
65 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_5_UNCONNECTED : STD_LOGIC;
66 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_4_UNCONNECTED : STD_LOGIC;
67 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_31_UNCONNECTED : STD_LOGIC;
68 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_30_UNCONNECTED : STD_LOGIC;
69 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_29_UNCONNECTED : STD_LOGIC;
70 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_28_UNCONNECTED : STD_LOGIC;
71 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_27_UNCONNECTED : STD_LOGIC;
72 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_26_UNCONNECTED : STD_LOGIC;
73 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_25_UNCONNECTED : STD_LOGIC;
74 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_24_UNCONNECTED : STD_LOGIC;
75 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_23_UNCONNECTED : STD_LOGIC;
76 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_22_UNCONNECTED : STD_LOGIC;
77 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_21_UNCONNECTED : STD_LOGIC;
78 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_20_UNCONNECTED : STD_LOGIC;
79 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_19_UNCONNECTED : STD_LOGIC;
80 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_18_UNCONNECTED : STD_LOGIC;
81 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_17_UNCONNECTED : STD_LOGIC;
82 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_16_UNCONNECTED : STD_LOGIC;
83 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_15_UNCONNECTED : STD_LOGIC;
84 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_14_UNCONNECTED : STD_LOGIC;
85 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_13_UNCONNECTED : STD_LOGIC;
86 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_12_UNCONNECTED : STD_LOGIC;
87 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_11_UNCONNECTED : STD_LOGIC;
88 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_10_UNCONNECTED : STD_LOGIC;
89 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_9_UNCONNECTED : STD_LOGIC;
90 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_8_UNCONNECTED : STD_LOGIC;
91 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_3_UNCONNECTED : STD_LOGIC;
92 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_2_UNCONNECTED : STD_LOGIC;
93 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_1_UNCONNECTED : STD_LOGIC;
94 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_31_UNCONNECTED : STD_LOGIC;
95 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_30_UNCONNECTED : STD_LOGIC;
96 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_29_UNCONNECTED : STD_LOGIC;
97 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_28_UNCONNECTED : STD_LOGIC;
98 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_27_UNCONNECTED : STD_LOGIC;
99 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_26_UNCONNECTED : STD_LOGIC;
100 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_25_UNCONNECTED : STD_LOGIC;
101 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_24_UNCONNECTED : STD_LOGIC;
102 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_23_UNCONNECTED : STD_LOGIC;
103 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_22_UNCONNECTED : STD_LOGIC;
104 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_21_UNCONNECTED : STD_LOGIC;
105 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_20_UNCONNECTED : STD_LOGIC;
106 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_19_UNCONNECTED : STD_LOGIC;
107 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_18_UNCONNECTED : STD_LOGIC;
108 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_17_UNCONNECTED : STD_LOGIC;
109 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_16_UNCONNECTED : STD_LOGIC;
110 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_15_UNCONNECTED : STD_LOGIC;
111 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_14_UNCONNECTED : STD_LOGIC;
112 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_13_UNCONNECTED : STD_LOGIC;
113 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_12_UNCONNECTED : STD_LOGIC;
114 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_11_UNCONNECTED : STD_LOGIC;
115 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_10_UNCONNECTED : STD_LOGIC;
116 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_9_UNCONNECTED : STD_LOGIC;
117 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_8_UNCONNECTED : STD_LOGIC;
118 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_7_UNCONNECTED : STD_LOGIC;
119 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_6_UNCONNECTED : STD_LOGIC;
120 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_5_UNCONNECTED : STD_LOGIC;
121 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_4_UNCONNECTED : STD_LOGIC;
122 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_3_UNCONNECTED : STD_LOGIC;
123 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_2_UNCONNECTED : STD_LOGIC;
124 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_1_UNCONNECTED : STD_LOGIC;
125 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_0_UNCONNECTED : STD_LOGIC;
126 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_3_UNCONNECTED : STD_LOGIC;
127 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_2_UNCONNECTED : STD_LOGIC;
128 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_1_UNCONNECTED : STD_LOGIC;
129 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_0_UNCONNECTED : STD_LOGIC;
130 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC;
131 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC;
132 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC;
133 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC;
134 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_7_UNCONNECTED : STD_LOGIC;
135 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_6_UNCONNECTED : STD_LOGIC;
136 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_5_UNCONNECTED : STD_LOGIC;
137 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_4_UNCONNECTED : STD_LOGIC;
138 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_7_UNCONNECTED : STD_LOGIC;
139 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_6_UNCONNECTED : STD_LOGIC;
140 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_5_UNCONNECTED : STD_LOGIC;
141 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_4_UNCONNECTED : STD_LOGIC;
142 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_31_UNCONNECTED : STD_LOGIC;
143 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_30_UNCONNECTED : STD_LOGIC;
144 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_29_UNCONNECTED : STD_LOGIC;
145 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_28_UNCONNECTED : STD_LOGIC;
146 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_27_UNCONNECTED : STD_LOGIC;
147 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_26_UNCONNECTED : STD_LOGIC;
148 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_25_UNCONNECTED : STD_LOGIC;
149 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_24_UNCONNECTED : STD_LOGIC;
150 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_23_UNCONNECTED : STD_LOGIC;
151 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_22_UNCONNECTED : STD_LOGIC;
152 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_21_UNCONNECTED : STD_LOGIC;
153 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_20_UNCONNECTED : STD_LOGIC;
154 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_19_UNCONNECTED : STD_LOGIC;
155 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_18_UNCONNECTED : STD_LOGIC;
156 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_17_UNCONNECTED : STD_LOGIC;
157 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_16_UNCONNECTED : STD_LOGIC;
158 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_15_UNCONNECTED : STD_LOGIC;
159 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_14_UNCONNECTED : STD_LOGIC;
160 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_13_UNCONNECTED : STD_LOGIC;
161 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_12_UNCONNECTED : STD_LOGIC;
162 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_11_UNCONNECTED : STD_LOGIC;
163 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_10_UNCONNECTED : STD_LOGIC;
164 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_9_UNCONNECTED : STD_LOGIC;
165 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_8_UNCONNECTED : STD_LOGIC;
166 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_3_UNCONNECTED : STD_LOGIC;
167 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_2_UNCONNECTED : STD_LOGIC;
168 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_1_UNCONNECTED : STD_LOGIC;
169 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_31_UNCONNECTED : STD_LOGIC;
170 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_30_UNCONNECTED : STD_LOGIC;
171 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_29_UNCONNECTED : STD_LOGIC;
172 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_28_UNCONNECTED : STD_LOGIC;
173 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_27_UNCONNECTED : STD_LOGIC;
174 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_26_UNCONNECTED : STD_LOGIC;
175 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_25_UNCONNECTED : STD_LOGIC;
176 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_24_UNCONNECTED : STD_LOGIC;
177 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_23_UNCONNECTED : STD_LOGIC;
178 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_22_UNCONNECTED : STD_LOGIC;
179 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_21_UNCONNECTED : STD_LOGIC;
180 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_20_UNCONNECTED : STD_LOGIC;
181 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_19_UNCONNECTED : STD_LOGIC;
182 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_18_UNCONNECTED : STD_LOGIC;
183 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_17_UNCONNECTED : STD_LOGIC;
184 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_16_UNCONNECTED : STD_LOGIC;
185 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_15_UNCONNECTED : STD_LOGIC;
186 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_14_UNCONNECTED : STD_LOGIC;
187 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_13_UNCONNECTED : STD_LOGIC;
188 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_12_UNCONNECTED : STD_LOGIC;
189 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_11_UNCONNECTED : STD_LOGIC;
190 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_10_UNCONNECTED : STD_LOGIC;
191 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_9_UNCONNECTED : STD_LOGIC;
192 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_8_UNCONNECTED : STD_LOGIC;
193 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_7_UNCONNECTED : STD_LOGIC;
194 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_6_UNCONNECTED : STD_LOGIC;
195 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_5_UNCONNECTED : STD_LOGIC;
196 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_4_UNCONNECTED : STD_LOGIC;
197 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_3_UNCONNECTED : STD_LOGIC;
198 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_2_UNCONNECTED : STD_LOGIC;
199 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_1_UNCONNECTED : STD_LOGIC;
200 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_0_UNCONNECTED : STD_LOGIC;
201 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_3_UNCONNECTED : STD_LOGIC;
202 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_2_UNCONNECTED : STD_LOGIC;
203 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_1_UNCONNECTED : STD_LOGIC;
204 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_0_UNCONNECTED : STD_LOGIC;
205 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC;
206 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC;
207 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC;
208 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC;
209 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_7_UNCONNECTED : STD_LOGIC;
210 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_6_UNCONNECTED : STD_LOGIC;
211 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_5_UNCONNECTED : STD_LOGIC;
212 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_4_UNCONNECTED : STD_LOGIC;
213 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_7_UNCONNECTED : STD_LOGIC;
214 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_6_UNCONNECTED : STD_LOGIC;
215 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_5_UNCONNECTED : STD_LOGIC;
216 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_4_UNCONNECTED : STD_LOGIC;
217 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_31_UNCONNECTED : STD_LOGIC;
218 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_30_UNCONNECTED : STD_LOGIC;
219 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_29_UNCONNECTED : STD_LOGIC;
220 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_28_UNCONNECTED : STD_LOGIC;
221 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_27_UNCONNECTED : STD_LOGIC;
222 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_26_UNCONNECTED : STD_LOGIC;
223 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_25_UNCONNECTED : STD_LOGIC;
224 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_24_UNCONNECTED : STD_LOGIC;
225 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_23_UNCONNECTED : STD_LOGIC;
226 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_22_UNCONNECTED : STD_LOGIC;
227 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_21_UNCONNECTED : STD_LOGIC;
228 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_20_UNCONNECTED : STD_LOGIC;
229 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_19_UNCONNECTED : STD_LOGIC;
230 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_18_UNCONNECTED : STD_LOGIC;
231 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_17_UNCONNECTED : STD_LOGIC;
232 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_16_UNCONNECTED : STD_LOGIC;
233 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_15_UNCONNECTED : STD_LOGIC;
234 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_14_UNCONNECTED : STD_LOGIC;
235 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_13_UNCONNECTED : STD_LOGIC;
236 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_12_UNCONNECTED : STD_LOGIC;
237 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_11_UNCONNECTED : STD_LOGIC;
238 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_10_UNCONNECTED : STD_LOGIC;
239 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_9_UNCONNECTED : STD_LOGIC;
240 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_8_UNCONNECTED : STD_LOGIC;
241 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_3_UNCONNECTED : STD_LOGIC;
242 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_2_UNCONNECTED : STD_LOGIC;
243 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_1_UNCONNECTED : STD_LOGIC;
244 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_31_UNCONNECTED : STD_LOGIC;
245 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_30_UNCONNECTED : STD_LOGIC;
246 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_29_UNCONNECTED : STD_LOGIC;
247 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_28_UNCONNECTED : STD_LOGIC;
248 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_27_UNCONNECTED : STD_LOGIC;
249 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_26_UNCONNECTED : STD_LOGIC;
250 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_25_UNCONNECTED : STD_LOGIC;
251 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_24_UNCONNECTED : STD_LOGIC;
252 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_23_UNCONNECTED : STD_LOGIC;
253 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_22_UNCONNECTED : STD_LOGIC;
254 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_21_UNCONNECTED : STD_LOGIC;
255 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_20_UNCONNECTED : STD_LOGIC;
256 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_19_UNCONNECTED : STD_LOGIC;
257 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_18_UNCONNECTED : STD_LOGIC;
258 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_17_UNCONNECTED : STD_LOGIC;
259 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_16_UNCONNECTED : STD_LOGIC;
260 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_15_UNCONNECTED : STD_LOGIC;
261 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_14_UNCONNECTED : STD_LOGIC;
262 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_13_UNCONNECTED : STD_LOGIC;
263 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_12_UNCONNECTED : STD_LOGIC;
264 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_11_UNCONNECTED : STD_LOGIC;
265 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_10_UNCONNECTED : STD_LOGIC;
266 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_9_UNCONNECTED : STD_LOGIC;
267 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_8_UNCONNECTED : STD_LOGIC;
268 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_7_UNCONNECTED : STD_LOGIC;
269 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_6_UNCONNECTED : STD_LOGIC;
270 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_5_UNCONNECTED : STD_LOGIC;
271 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_4_UNCONNECTED : STD_LOGIC;
272 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_3_UNCONNECTED : STD_LOGIC;
273 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_2_UNCONNECTED : STD_LOGIC;
274 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_1_UNCONNECTED : STD_LOGIC;
275 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_0_UNCONNECTED : STD_LOGIC;
276 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_3_UNCONNECTED : STD_LOGIC;
277 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_2_UNCONNECTED : STD_LOGIC;
278 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_1_UNCONNECTED : STD_LOGIC;
279 
  signal NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_0_UNCONNECTED : STD_LOGIC;
280 
  signal addra_2 : STD_LOGIC_VECTOR ( 11 downto 0 );
281 
  signal douta_3 : STD_LOGIC_VECTOR ( 26 downto 0 );
282 
  signal BU2_doutb : STD_LOGIC_VECTOR ( 0 downto 0 );
283 
begin
284 
  addra_2(11) <= addra(11);
285 
  addra_2(10) <= addra(10);
286 
  addra_2(9) <= addra(9);
287 
  addra_2(8) <= addra(8);
288 
  addra_2(7) <= addra(7);
289 
  addra_2(6) <= addra(6);
290 
  addra_2(5) <= addra(5);
291 
  addra_2(4) <= addra(4);
292 
  addra_2(3) <= addra(3);
293 
  addra_2(2) <= addra(2);
294 
  addra_2(1) <= addra(1);
295 
  addra_2(0) <= addra(0);
296 
  douta(26) <= douta_3(26);
297 
  douta(25) <= douta_3(25);
298 
  douta(24) <= douta_3(24);
299 
  douta(23) <= douta_3(23);
300 
  douta(22) <= douta_3(22);
301 
  douta(21) <= douta_3(21);
302 
  douta(20) <= douta_3(20);
303 
  douta(19) <= douta_3(19);
304 
  douta(18) <= douta_3(18);
305 
  douta(17) <= douta_3(17);
306 
  douta(16) <= douta_3(16);
307 
  douta(15) <= douta_3(15);
308 
  douta(14) <= douta_3(14);
309 
  douta(13) <= douta_3(13);
310 
  douta(12) <= douta_3(12);
311 
  douta(11) <= douta_3(11);
312 
  douta(10) <= douta_3(10);
313 
  douta(9) <= douta_3(9);
314 
  douta(8) <= douta_3(8);
315 
  douta(7) <= douta_3(7);
316 
  douta(6) <= douta_3(6);
317 
  douta(5) <= douta_3(5);
318 
  douta(4) <= douta_3(4);
319 
  douta(3) <= douta_3(3);
320 
  douta(2) <= douta_3(2);
321 
  douta(1) <= douta_3(1);
322 
  douta(0) <= douta_3(0);
323 
  VCC_0 : VCC
324 
    port map (
325 
      P => NLW_VCC_P_UNCONNECTED
326 
    );
327 
  GND_1 : GND
328 
    port map (
329 
      G => NLW_GND_G_UNCONNECTED
330 
    );
331 
  BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP : RAMB36_EXP
332 
    generic map(
333 
      DOA_REG => 0,
334 
      DOB_REG => 0,
335 
      INIT_7E => X"8F877E756C63594F453B30251A0E03F7EBDED1C5B7AA9C8E8071635445352515",
336 
      INIT_7F => X"18171716151312100E0B090603FFFCF8F4EFEBE6E1DBD6D0CAC3BDB6AFA7A098",
337 
      INITP_00 => X"5263FE3255261F864AA4C7F8C9549C065580D58E2E8F15612FA8D3A90446AAA0",
338 
      INITP_01 => X"0FF83C66495AAD69339E0000F199B5AAAD24CE3C001E399256AD49331E000325",
339 
      INITP_02 => X"FE1FFC0F0E31999B24B4AD555556B5B6D9B398E3C1FC0001FC1C31CEA949331E",
340 
      INITP_03 => X"4B6DB266631C707C07FFFE01F0E18E6664DB696B556A554AD2DB66CC671C3C1F",
341 
      INITP_04 => X"319CCCCCCC9B26DB6D2DAD2B52A55E0000003F878718CCCCD925A52B555555A9",
342 
      INITP_05 => X"DA4924D93666CCC66731CE38E3C787C1F81FF00007FF0000FF81F83E1E3C71C6",
343 
      INITP_06 => X"3C78E39C63198CCCCCD9B36C924925A5A5294A956AA95555554AAB54A94A52D2",
344 
      INITP_07 => X"B649B264CD9998CCE6318E38E3870F0783F01FC007FFFFFFFFFE007F81F83C1E",
345 
      INITP_08 => X"999993364D936DB6D25B4A5AD6B56AD56AAAD555554AAA954A95A94A5A5A496D",
346 
      INITP_09 => X"78F1E1F0F81F81FE00FFFE0000000FFFE007F01F83E1F0F1E3C71C639CE73399",
347 
      INITP_0A => X"33333333999CCC67319CE738C638C71C71C71C393266CCCCCCC66339CE31C71C",
348 
      INITP_0B => X"A952B5295AD6B4A5AD2D2D2D25A4B6D24925B64924DB64DB26CD93266CC99993",
349 
      INITP_0C => X"D4AD5AB56A954AA554AAA5555AAAAAAAB55555AAAAAAAB5554AAA554AA55AA54",
350 
      INITP_0D => X"CCC99B3664D9B26C9B64DB64926DB6DB4924B6D25A4B4B696B4B5A52D6B5A94A",
351 
      SRVAL_A => X"000000000",
352 
      SRVAL_B => X"000000000",
353 
      INIT_00 => X"F518BDE48CB6628F3E6E2053073DF355C639AE249C158F150E09050502010000",
354 
      INIT_01 => X"E74B7159026E9B893AACE0D58D053F3BF877B7B87BFF444B139CE6F1BE4B9A53",
355 
      INIT_02 => X"830E7CCAFA0CFED3881F97F02B474422E2820467ACD1D8BF8832BD2976A4B346",
356 
      INIT_03 => X"4DA4DDF7F3D29233B71C648C9783510193065B91A9A37E3BD959BAFD22280FD8",
357 
      INIT_04 => X"D660DA46A3F131618395998E744B13CC77129E1C8AEA3A7CAED2E7ECE39546D8",
358 
      INIT_05 => X"3797E92D61879FA8A28D6A38F7A84ADD62D83F98E11C4966757566481CE1973E",
359 
      INIT_06 => X"2B5B7D91968D76501CD98828BA3DB21870BAF5213F4E4F4225FAC17923BE4AC8",
360 
      INIT_07 => X"8E88735120E19438CF57D13C9AE92A5C81979E9883602EEFA044D960D8429EEC",
361 
      INIT_08 => X"1D7BD2226BADE91D4A708FA7B9C3C6C2B7A58B6B4416E149C22D8AD8194C7086",
362 
      INIT_09 => X"003C71A0C7E801142025231A0AF4D6B186541ADA9344EF9330C655DD5ED84BB7",
363 
      INIT_0A => X"586F7F888B877C6A51320CDEAB702EE69741E48016A42CAD279A066CCA2273BD",
364 
      INIT_0B => X"8A7860421CF0BD8443FCAF5AFF9D35C54FD24FC5349CFD58ACF93F7FB8EA153A",
365 
      INIT_0C => X"F9BC792FDE8729C55AE870F16CE04DB3136DBF0B5190C8F92448657C8C969894",
366 
      INIT_0D => X"059A29B032AD218FF657B1055299D912457298B7D0E2EEF3F1E9DBC5AA875E2F",
367 
      INIT_0E => X"0E72CF2676C0044177A8D1F5112838414441372710F3CFA5743DFFBB7120C86A",
368 
      INIT_0F => X"71A1CAEC091F2F383B382E1E08EBC89F6F39FCB97020CA6E0BA232BC40BD34A4",
369 
      INIT_10 => X"8881735F4424FDD09D6323DD913EE58621B543CA4CC73CAA1374D02574BDFF3B",
370 
      INIT_11 => X"D6B6926B4114E4B17B4105C5833DF4A95A08B25AFFA03FDA72079928B43D858A",
371 
      INIT_12 => X"9BDC1A558DC2F4234F779DC0DFFC162C40505D686F7374726D655A4C3A260EF4",
372 
      INIT_13 => X"3CDE7C18B146D968F57E058909870179ED5FCD39A10769C8257ED42878C50F57",
373 
      INIT_14 => X"E5E5E3DED6CBBDAC9881674A2A07E2B98D5E2DF8C0864808C47E34E89846F098",
374 
      INIT_15 => X"BD1C77D02679C91660A7EC2D6CA7E0164878A5CFF61A3B59758DA2B5C4D1DAE1",
375 
      INIT_16 => X"EDA96116C97926D0771BBC5BF68F25B848D55FE66BEC6BE65FD548B82590F75B",
376 
      INIT_17 => X"9DB4C8D9E7F2FB00030300FAF2E6D8C7B39C82664624FFD7AC7E4D1AE3AA6E2F",
377 
      INIT_18 => X"F364D23DA60C6ECF2C86DE3385D4206AB1F53674B0E81E5181AFD90126486784",
378 
      INIT_19 => X"15DFA66A2CEBA76117CB7C2AD67F25C86806A038CE60F07D078E1394138F097F",
379 
      INIT_1A => X"284A69859FB6CADCEAF600060A0B0905FEF4E7D8C6B1997F62421FF9D1A67948",
380 
      INIT_1B => X"50C93FB22391FC64CA2D8EEB469FF44797E52F77BDFF3F7CB6EE235585B2DC03",
381 
      INIT_1C => X"B2804C15DB9F601FDA934AFDAE5D08B158FB9C3BD66F06992AB844CD53D657D5",
382 
      INIT_1D => X"7093B3D1EC041A2D3E4C576066696A68635C5246372510F9E0C3A4825E370DE1",
383 
      INIT_1E => X"AD23970877E34DB41879D9358FE63B8DDC2973BB004382BFFA32679ACAF7224A",
384 
      INIT_1F => X"8A5319DD9E5D19D38A3EF09F4CF69E43E58522BD55EB7D0E9C27AF35B93AB834",
385 
      INIT_20 => X"28435B708393A1ACB5BBBEC0BEBAB4AA9F91806D573E2306E6C39E774C20F0BE",
386 
      INIT_21 => X"A9147CE245A60560BA1165B706539DE52A6DADEB265F95C9FA29557EA5CAEC0B",
387 
      INIT_22 => X"2BE69D5306B66410B95F03A544E17B13A83BCB59E46DF377F877F36DE459CC3B",
388 
      INIT_23 => X"CFD8DEE2E3E2DFD9D1C6B9AA98836C533719F8D5AF875C2F00CE996329EDAF6E",
389 
      INIT_24 => X"5984AED7FF254A6E91B2D3F2102C48627B93AABFA7CDF012304D677E93A6B6C3",
390 
      INIT_25 => X"7ACB1C6BB905519BE42C73B9FD4082C303417EBAF52F679ED4093D6FA0D0FF2D",
391 
      INIT_26 => X"D850C63BAF21930372E04DB8238CF45BC02588EA4BAB0967C31E78D0287ED327",
392 
      INIT_27 => X"8320BC56EF871EB449DC6EFF8F1EAC38C34DD65EE56AEE71F374F472EF6BE660",
393 
      INIT_28 => X"894B0BCA894602BD762FE69C5105B8691AC97724D07B24CC741ABE6205A646E5",
394 
      INIT_29 => X"F7DDC2A6896B4B2B09E6C29D774F27FDD2A6794B1BEBB986521DE7AF773D02C6",
395 
      INIT_2A => X"DCE6F0F8FE04090D0F1010100D0A0601FAF2E9DFD4C8BBAC9D8C7A67533E2710",
396 
      INIT_2B => X"4573A0CBF620486F96BBDF02234463829FBBD6F00921374D61758798A8B6C4D1",
397 
      INIT_2C => X"3F90E1307DCA1661AAF33A80C5094C8ECF0F4D8BC7023C75ADE41A4E82B4E616",
398 
      INIT_2D => X"D84CBF31A21180EE5AC630990168CE3397FA5BBC1B79D7338EE84199EF4599ED",
399 
      INIT_2E => X"1CB248DC70029323B240CD59E36DF67D04890D9013941492108D0983FD75EC63",
400 
      INIT_2F => X"18D0883EF4A85B0EBF6F1ECC7925D07922CA7016BA5D00A141E07E1BB752EC84",
401 
      INIT_30 => X"D8B28B643B11E6BA8D5F30FFCE9C6834FFC890581EE3A86B2DEEAE6D2BE8A35E",
402 
      INIT_31 => X"69645F5851483F34281C0EFFEFDECDBAA6917A634B3218FCE0C3A485644320FD",
403 
      INIT_32 => X"D6F30E29425B72889EB2C5D7E9F90816232F3A444D555C62676B6E6F70706F6C",
404 
      INIT_33 => X"2C69A5E01A538BC2F82D6194C6F7275683B0DC07315981A8CDF216385A7B9AB9",
405 
      INIT_34 => X"76D32F8BE53E96EE4499ED4193E43484D21F6BB6014A92D91F64A8EC2E6FAFEE",
406 
      INIT_35 => X"BF3CB833AE279F168C0176E95BCC3CAC1A87F35FC9329A0268CD3195F758B818",
407 
      INIT_36 => X"13B04BE67F18B047DC7105982ABA4AD967F4800B951EA62DB338BC3FC142C241",
408 
      INIT_37 => X"7C38F3AD661ED58A3FF3A6590ABA6917C4711CC66F18BF650BAF53F59737D775",
409 
      INIT_38 => X"07E1BB936B4218EDC093653606D5A3713D08D29C642BF2B77B3F02C3844302C0",
410 
      INIT_39 => X"BCB5ADA49A9084776A5B4C3C2A1805F0DBC5AE967D63482C0FF2D3B393714E2B",
411 
      INIT_3A => X"A7BED5EAFE12243647566573808C97A1AAB2BAC0C5CACDD0D1D2D2D0CECBC7C2",
412 
      INIT_3B => X"D2073B6FA1D20332618EBBE7123C658DB4DAFF24476A8BACCBEA0825415C768F",
413 
      INIT_3C => X"489AEC3D8DDC2A77C30E58A2EA3279BE03478ACC0D4D8CCB084580BBF52D659C",
414 
      INIT_3D => X"1281F05ECB38A30D77DF47AE1378DC3FA20363C3217FDB3792EC459DF44AA0F4",
415 
      INIT_3E => X"3AC652DD67F07900860C901497199A1A991895118D0882FA72E960D549BD2FA1",
416 
      INIT_3F => X"CA731BC36A0FB458FB9E3FDF7F1DBB58F48F29C35BF2891FB447DA6DFE8E1EAC",
417 
      INIT_40 => X"CB915519DC9E6020E09E5C19D5904A03BC732ADF9448FBAE5F0FBF6E1BC8741F",
418 
      INIT_41 => X"47290AEAC9A784613C17F1CAA2794F25F9CDA0724313E2B17E4B17E2AC753D05",
419 
      INIT_42 => X"4845423D38322B231B1107FCF0E3D5C6B7A69583705C47311B03EBD2B89D8165",
420 
      INIT_43 => X"D6EE061E34495E728496A8B8C7D6E4F0FC08121B242C33393E4245484A4A4A4A",
421 
      INIT_44 => X"FA2E6193C5F5255482AFDC07325C85ADD4FB2045698CAED0F0102F4D6A86A1BC",
422 
      INIT_45 => X"BD0C5AA7F33F8AD31C65ACF3387DC1044788C9094886C3FF3B76B0E921588FC5",
423 
      INIT_46 => X"2891FA62C92F94F95DC02283E343A2005DB9146FC9227AD1277DD22679CB1C6D",
424 
      INIT_47 => X"43C74ACC4ECE4ECD4BC845C13BB62FA71F950B80F568DB4DBE2E9D0C79E652BD",
425 
      INIT_48 => X"17B552EF8A25BF58F0881EB449DE71049526B746D462EF7B06911AA32BB239BE",
426 
      INIT_49 => X"AD641BD2873CEFA25506B76615C4711DC9741EC87018BF650AAF52F59738D978",
427 
      INIT_4A => X"0BDDAD7D4C1AE8B5804B16DFA87037FDC2874B0ED0925212D18F4D09C5803BF4",
428 
      INIT_4B => X"3C2610FAE2C9B0967C60442609EACAAA89674421FDD7B28B633B12E8BE926639",
429 
      INIT_4C => X"45494C4F505151504E4C4945403A342D251C1308FDF2E5D8C9BAAB9A89776450",
430 
      INIT_4D => X"304D69849FB8D1E900172C4155697B8D9EAFBECDDBE8F4000B151E272E353B41",
431 
      INIT_4E => X"053A6EA2D507396999C8F724517DA9D3FD264E769CC2E70C2F527496B6D6F513",
432 
      INIT_4F => X"C91764B0FB4690D92169B0F63B7FC306488ACB0B4A88C6033F7AB5EF286098CF",
433 
      INIT_50 => X"86EC51B5197CDE3F9FFF5EBC1A77D32E88E23B93EB4197ED4195E83A8BDC2C7B",
434 
      INIT_51 => X"43C13DBA35B02AA31B930A80F66ADE52C436A71787F563D13DA9147EE851B920",
435 
      INIT_52 => X"069C30C457EA7B0C9C2CBB49D662EE79038D169E25AC31B63BBE41C345C545C4",
436 
      INIT_53 => X"EC4298EE4398ED4195E83B8EE13384D62677C71766B60453A1EE3B88D521D970",
437 
      INIT_54 => X"5FC12384E546A60665C42382E03D9BF754B00C68C31E78D22C85DE368FE73E95",
438 
      INIT_55 => X"61CE3BA81581EC58C32E98026BD53DA60E76DD44AB1177DD42A70C70D4379AFD",
439 
      INIT_56 => X"F46DE55DD54DC43BB1279D1287FC70E458CB3EB023940677E858C838A71685F3",
440 
      INIT_57 => X"1CA024A72AAD30B234B536B737B737B635B332B02DAA27A4209B17920D87017A",
441 
      INIT_58 => X"DC6BFA8917A533C04DDA66F27E09941EA932BC45CE56DE66ED74FB81078D1297",
442 
      INIT_59 => X"38D26C06A039D26A029A31C85FF58B21B64BE074089C2FC254E6780A9B2CBC4C",
443 
      INIT_5A => X"32D87D22C66A0EB255F79A3CDE7F20C16101A140DF7E1CBA57F5922ECA66029D",
444 
      INIT_5B => X"CF8030DF8F3EEC9B49F6A451FDAA5601AC5702AC5600A952FAA34AF29940E78D",
445 
      INIT_5C => X"11CD8742FCB66F28E19A520AC1782FE59B5107BC7125D98D40F3A6580ABC6E1F",
446 
      INIT_5D => X"FCC2874C11D69A5E21E4A76A2CEEAF7031F2B27231F1AF6E2CEAA76521DE9A56",
447 
      INIT_5E => X"92623202D2A16F3E0CDAA774410EDAA6713C07D29C662FF8C18A521AE1A86F36",
448 
      INIT_5F => X"D6B18C66401AF3CCA57D552D04DBB2885E3409DEB3875B2F02D5A87B4D1EF0C1",
449 
      INIT_60 => X"CCB2977B6044270BEED1B39577583A1AFBDBBB9A7A583715F3D1AE8B67431FFB",
450 
      INIT_61 => X"77665645332210FEEBD8C5B19D8975604B351F09F3DCC5AE967E654D341A01E7",
451 
      INIT_62 => X"D9D3CCC5BEB7AFA79F968D847A70665B51453A2E221508FBEEE0D2C4B5A69687",
452 
      INIT_63 => X"F5F9FD000306080A0C0E0F10101110100F0E0D0B09070401FEFBF7F2EEE9E4DE",
453 
      INIT_64 => X"CEDCEAF805121E2A36424D58626D77808A939CA4ACB4BBC3C9D0D6DCE2E7ECF1",
454 
      INIT_65 => X"688097AFC6DDF3091F354A5F74889CB0C3D6E9FB0D1F31425363738393A2B1C0",
455 
      INIT_66 => X"C4E607294A6A8BABCAEA0928466582A0BDDAF7132F4B66829CB7D1EB051E374F",
456 
      INIT_67 => X"E6113D6892BDE7113B648DB5DE062D557CA3C9EF153B6085AACEF216395C7FA2",
457 
      INIT_68 => X"CF053A6FA3D70B3F72A5D80A3C6E9FD001326292C2F1204F7DABD90734618DBA",
458 
      INIT_69 => X"84C302407EBCFA3774B0ED2965A0DB16508BC4FE3770A9E11A5189C0F72E649A",
459 
      INIT_6A => X"074F97DF276EB5FC4389CF14599EE3276CAFF33679BBFE4081C3044585C50545",
460 
      INIT_6B => X"59ABFD4E9FF04091E13080CF1D6CBA0856A3F03C89D5216CB7024D97E12B75BE",
461 
      INIT_6C => X"7ED9348FEA449EF751AA035BB30B63BA1168BE146AC0156ABE1367BA0E61B407",
462 
      INIT_6D => X"78DD41A5096DD03396F85ABC1D7EDF40A00060C01F7EDC3A98F654B10E6AC622",
463 
      INIT_6E => X"4AB82693006DD946B11D88F35EC9339D066FD841AA127AE148AF167DE349AE13",
464 
      INIT_6F => X"F76EE45BD147BD32A71C900478EC5FD245B82A9C0D7FF060D141B12190FF6EDC",
465 
      INIT_70 => X"7F007FFF7EFD7CFA78F674F16EEB67E35FDB56D14CC641BA34AD269F1890087F",
466 
      INIT_71 => X"E771F9820A921AA128AF36BC42C84DD357DC60E468EC6FF274F779FB7CFD7EFF",
467 
      INIT_72 => X"31C355E677089929B949D968F78514A230BD4BD864F17D099520AB36C04AD45E",
468 
      INIT_73 => X"5EF9942EC862FB942DC65EF68E26BD54EB8117AD43D86D02972BBF53E6790C9F",
469 
      INIT_74 => X"7115B85CFEA143E58728CA6A0BAB4BEB8B2AC96806A442E07D1AB754F08C28C3",
470 
      INIT_75 => X"6D1AC6711DC8731EC8721CC66F18C16A12BA6209B057FEA44AF0963BE08529CD",
471 
      INIT_76 => X"5409BD7226DA8D41F4A7590CBE6F21D28334E49444F4A35201AF5D0BB96714C1",
472 
      INIT_77 => X"27E5A25F1CD894500CC7823DF8B26C26E099520BC37B33EBA25910C77D33E99E",
473 
      INIT_78 => X"EAB0753B00C58A4E12D69A5D20E3A6682AECAE6F30F1B17131F1B06F2EEDAB69",
474 
      INIT_79 => X"9D6C3A08D6A3703D0AD6A26E3A05D09B652FF9C38D561FE7B0784007CF965D23",
475 
      INIT_7A => X"451CF2C89E744A1FF4C99D714519ECC09365380ADCAD7E5020F1C191613000CF",
476 
      INIT_7B => X"E2C1A07E5D3B19F6D3B08D6A4622FED9B48F6A451FF9D2AC855E360FE7BF966E",
477 
      INIT_7C => X"765E452C12F9DFC4AA8F74593E2206EACDB09376583B1DFEE0C1A28263432302",
478 
      INIT_7D => X"05F5E4D3C1B09E8C7A6755412E1B07F3DECAB5A08B755F49331C05EED7BFA78F",
479 
      INITP_0E => X"878F0E1C38F1C78E38E38C71CE39C6318C6318CE633198CCC666666626666666",
480 
      INIT_FILE => "NONE",
481 
      RAM_EXTENSION_A => "NONE",
482 
      RAM_EXTENSION_B => "NONE",
483 
      READ_WIDTH_A => 9,
484 
      READ_WIDTH_B => 9,
485 
      SIM_COLLISION_CHECK => "ALL",
486 
      SIM_MODE => "SAFE",
487 
      INIT_A => X"000000000",
488 
      INIT_B => X"000000000",
489 
      WRITE_MODE_A => "WRITE_FIRST",
490 
      WRITE_MODE_B => "WRITE_FIRST",
491 
      WRITE_WIDTH_A => 9,
492 
      WRITE_WIDTH_B => 9,
493 
      INITP_0F => X"0007FFFFFFFE00007FFE001FF801FE00FE03F80FC0FC0F81F07C3E0F07878787"
494 
    )
495 
    port map (
496 
      ENAU => BU2_N1,
497 
      ENAL => BU2_N1,
498 
      ENBU => BU2_doutb(0),
499 
      ENBL => BU2_doutb(0),
500 
      SSRAU => BU2_doutb(0),
501 
      SSRAL => BU2_doutb(0),
502 
      SSRBU => BU2_doutb(0),
503 
      SSRBL => BU2_doutb(0),
504 
      CLKAU => clka,
505 
      CLKAL => clka,
506 
      CLKBU => BU2_doutb(0),
507 
      CLKBL => BU2_doutb(0),
508 
      REGCLKAU => clka,
509 
      REGCLKAL => clka,
510 
      REGCLKBU => BU2_doutb(0),
511 
      REGCLKBL => BU2_doutb(0),
512 
      REGCEAU => BU2_doutb(0),
513 
      REGCEAL => BU2_doutb(0),
514 
      REGCEBU => BU2_doutb(0),
515 
      REGCEBL => BU2_doutb(0),
516 
      CASCADEINLATA => BU2_doutb(0),
517 
      CASCADEINLATB => BU2_doutb(0),
518 
      CASCADEINREGA => BU2_doutb(0),
519 
      CASCADEINREGB => BU2_doutb(0),
520 
      CASCADEOUTLATA => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTLATA_UNCONNECTED,
521 
      CASCADEOUTLATB => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTLATB_UNCONNECTED,
522 
      CASCADEOUTREGA => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTREGA_UNCONNECTED,
523 
      CASCADEOUTREGB => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTREGB_UNCONNECTED,
524 
      DIA(31) => BU2_doutb(0),
525 
      DIA(30) => BU2_doutb(0),
526 
      DIA(29) => BU2_doutb(0),
527 
      DIA(28) => BU2_doutb(0),
528 
      DIA(27) => BU2_doutb(0),
529 
      DIA(26) => BU2_doutb(0),
530 
      DIA(25) => BU2_doutb(0),
531 
      DIA(24) => BU2_doutb(0),
532 
      DIA(23) => BU2_doutb(0),
533 
      DIA(22) => BU2_doutb(0),
534 
      DIA(21) => BU2_doutb(0),
535 
      DIA(20) => BU2_doutb(0),
536 
      DIA(19) => BU2_doutb(0),
537 
      DIA(18) => BU2_doutb(0),
538 
      DIA(17) => BU2_doutb(0),
539 
      DIA(16) => BU2_doutb(0),
540 
      DIA(15) => BU2_doutb(0),
541 
      DIA(14) => BU2_doutb(0),
542 
      DIA(13) => BU2_doutb(0),
543 
      DIA(12) => BU2_doutb(0),
544 
      DIA(11) => BU2_doutb(0),
545 
      DIA(10) => BU2_doutb(0),
546 
      DIA(9) => BU2_doutb(0),
547 
      DIA(8) => BU2_doutb(0),
548 
      DIA(7) => BU2_doutb(0),
549 
      DIA(6) => BU2_doutb(0),
550 
      DIA(5) => BU2_doutb(0),
551 
      DIA(4) => BU2_doutb(0),
552 
      DIA(3) => BU2_doutb(0),
553 
      DIA(2) => BU2_doutb(0),
554 
      DIA(1) => BU2_doutb(0),
555 
      DIA(0) => BU2_doutb(0),
556 
      DIPA(3) => BU2_doutb(0),
557 
      DIPA(2) => BU2_doutb(0),
558 
      DIPA(1) => BU2_doutb(0),
559 
      DIPA(0) => BU2_doutb(0),
560 
      DIB(31) => BU2_doutb(0),
561 
      DIB(30) => BU2_doutb(0),
562 
      DIB(29) => BU2_doutb(0),
563 
      DIB(28) => BU2_doutb(0),
564 
      DIB(27) => BU2_doutb(0),
565 
      DIB(26) => BU2_doutb(0),
566 
      DIB(25) => BU2_doutb(0),
567 
      DIB(24) => BU2_doutb(0),
568 
      DIB(23) => BU2_doutb(0),
569 
      DIB(22) => BU2_doutb(0),
570 
      DIB(21) => BU2_doutb(0),
571 
      DIB(20) => BU2_doutb(0),
572 
      DIB(19) => BU2_doutb(0),
573 
      DIB(18) => BU2_doutb(0),
574 
      DIB(17) => BU2_doutb(0),
575 
      DIB(16) => BU2_doutb(0),
576 
      DIB(15) => BU2_doutb(0),
577 
      DIB(14) => BU2_doutb(0),
578 
      DIB(13) => BU2_doutb(0),
579 
      DIB(12) => BU2_doutb(0),
580 
      DIB(11) => BU2_doutb(0),
581 
      DIB(10) => BU2_doutb(0),
582 
      DIB(9) => BU2_doutb(0),
583 
      DIB(8) => BU2_doutb(0),
584 
      DIB(7) => BU2_doutb(0),
585 
      DIB(6) => BU2_doutb(0),
586 
      DIB(5) => BU2_doutb(0),
587 
      DIB(4) => BU2_doutb(0),
588 
      DIB(3) => BU2_doutb(0),
589 
      DIB(2) => BU2_doutb(0),
590 
      DIB(1) => BU2_doutb(0),
591 
      DIB(0) => BU2_doutb(0),
592 
      DIPB(3) => BU2_doutb(0),
593 
      DIPB(2) => BU2_doutb(0),
594 
      DIPB(1) => BU2_doutb(0),
595 
      DIPB(0) => BU2_doutb(0),
596 
      ADDRAL(15) => BU2_doutb(0),
597 
      ADDRAL(14) => addra_2(11),
598 
      ADDRAL(13) => addra_2(10),
599 
      ADDRAL(12) => addra_2(9),
600 
      ADDRAL(11) => addra_2(8),
601 
      ADDRAL(10) => addra_2(7),
602 
      ADDRAL(9) => addra_2(6),
603 
      ADDRAL(8) => addra_2(5),
604 
      ADDRAL(7) => addra_2(4),
605 
      ADDRAL(6) => addra_2(3),
606 
      ADDRAL(5) => addra_2(2),
607 
      ADDRAL(4) => addra_2(1),
608 
      ADDRAL(3) => addra_2(0),
609 
      ADDRAL(2) => BU2_doutb(0),
610 
      ADDRAL(1) => BU2_doutb(0),
611 
      ADDRAL(0) => BU2_doutb(0),
612 
      ADDRAU(14) => addra_2(11),
613 
      ADDRAU(13) => addra_2(10),
614 
      ADDRAU(12) => addra_2(9),
615 
      ADDRAU(11) => addra_2(8),
616 
      ADDRAU(10) => addra_2(7),
617 
      ADDRAU(9) => addra_2(6),
618 
      ADDRAU(8) => addra_2(5),
619 
      ADDRAU(7) => addra_2(4),
620 
      ADDRAU(6) => addra_2(3),
621 
      ADDRAU(5) => addra_2(2),
622 
      ADDRAU(4) => addra_2(1),
623 
      ADDRAU(3) => addra_2(0),
624 
      ADDRAU(2) => BU2_doutb(0),
625 
      ADDRAU(1) => BU2_doutb(0),
626 
      ADDRAU(0) => BU2_doutb(0),
627 
      ADDRBL(15) => BU2_doutb(0),
628 
      ADDRBL(14) => BU2_doutb(0),
629 
      ADDRBL(13) => BU2_doutb(0),
630 
      ADDRBL(12) => BU2_doutb(0),
631 
      ADDRBL(11) => BU2_doutb(0),
632 
      ADDRBL(10) => BU2_doutb(0),
633 
      ADDRBL(9) => BU2_doutb(0),
634 
      ADDRBL(8) => BU2_doutb(0),
635 
      ADDRBL(7) => BU2_doutb(0),
636 
      ADDRBL(6) => BU2_doutb(0),
637 
      ADDRBL(5) => BU2_doutb(0),
638 
      ADDRBL(4) => BU2_doutb(0),
639 
      ADDRBL(3) => BU2_doutb(0),
640 
      ADDRBL(2) => BU2_doutb(0),
641 
      ADDRBL(1) => BU2_doutb(0),
642 
      ADDRBL(0) => BU2_doutb(0),
643 
      ADDRBU(14) => BU2_doutb(0),
644 
      ADDRBU(13) => BU2_doutb(0),
645 
      ADDRBU(12) => BU2_doutb(0),
646 
      ADDRBU(11) => BU2_doutb(0),
647 
      ADDRBU(10) => BU2_doutb(0),
648 
      ADDRBU(9) => BU2_doutb(0),
649 
      ADDRBU(8) => BU2_doutb(0),
650 
      ADDRBU(7) => BU2_doutb(0),
651 
      ADDRBU(6) => BU2_doutb(0),
652 
      ADDRBU(5) => BU2_doutb(0),
653 
      ADDRBU(4) => BU2_doutb(0),
654 
      ADDRBU(3) => BU2_doutb(0),
655 
      ADDRBU(2) => BU2_doutb(0),
656 
      ADDRBU(1) => BU2_doutb(0),
657 
      ADDRBU(0) => BU2_doutb(0),
658 
      WEAU(3) => BU2_doutb(0),
659 
      WEAU(2) => BU2_doutb(0),
660 
      WEAU(1) => BU2_doutb(0),
661 
      WEAU(0) => BU2_doutb(0),
662 
      WEAL(3) => BU2_doutb(0),
663 
      WEAL(2) => BU2_doutb(0),
664 
      WEAL(1) => BU2_doutb(0),
665 
      WEAL(0) => BU2_doutb(0),
666 
      WEBU(7) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_7_UNCONNECTED,
667 
      WEBU(6) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_6_UNCONNECTED,
668 
      WEBU(5) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_5_UNCONNECTED,
669 
      WEBU(4) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_4_UNCONNECTED,
670 
      WEBU(3) => BU2_doutb(0),
671 
      WEBU(2) => BU2_doutb(0),
672 
      WEBU(1) => BU2_doutb(0),
673 
      WEBU(0) => BU2_doutb(0),
674 
      WEBL(7) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_7_UNCONNECTED,
675 
      WEBL(6) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_6_UNCONNECTED,
676 
      WEBL(5) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_5_UNCONNECTED,
677 
      WEBL(4) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_4_UNCONNECTED,
678 
      WEBL(3) => BU2_doutb(0),
679 
      WEBL(2) => BU2_doutb(0),
680 
      WEBL(1) => BU2_doutb(0),
681 
      WEBL(0) => BU2_doutb(0),
682 
      DOA(31) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_31_UNCONNECTED,
683 
      DOA(30) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_30_UNCONNECTED,
684 
      DOA(29) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_29_UNCONNECTED,
685 
      DOA(28) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_28_UNCONNECTED,
686 
      DOA(27) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_27_UNCONNECTED,
687 
      DOA(26) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_26_UNCONNECTED,
688 
      DOA(25) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_25_UNCONNECTED,
689 
      DOA(24) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_24_UNCONNECTED,
690 
      DOA(23) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_23_UNCONNECTED,
691 
      DOA(22) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_22_UNCONNECTED,
692 
      DOA(21) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_21_UNCONNECTED,
693 
      DOA(20) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_20_UNCONNECTED,
694 
      DOA(19) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_19_UNCONNECTED,
695 
      DOA(18) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_18_UNCONNECTED,
696 
      DOA(17) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_17_UNCONNECTED,
697 
      DOA(16) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_16_UNCONNECTED,
698 
      DOA(15) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_15_UNCONNECTED,
699 
      DOA(14) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_14_UNCONNECTED,
700 
      DOA(13) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_13_UNCONNECTED,
701 
      DOA(12) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_12_UNCONNECTED,
702 
      DOA(11) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_11_UNCONNECTED,
703 
      DOA(10) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_10_UNCONNECTED,
704 
      DOA(9) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_9_UNCONNECTED,
705 
      DOA(8) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_8_UNCONNECTED,
706 
      DOA(7) => douta_3(7),
707 
      DOA(6) => douta_3(6),
708 
      DOA(5) => douta_3(5),
709 
      DOA(4) => douta_3(4),
710 
      DOA(3) => douta_3(3),
711 
      DOA(2) => douta_3(2),
712 
      DOA(1) => douta_3(1),
713 
      DOA(0) => douta_3(0),
714 
      DOPA(3) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_3_UNCONNECTED,
715 
      DOPA(2) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_2_UNCONNECTED,
716 
      DOPA(1) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_1_UNCONNECTED,
717 
      DOPA(0) => douta_3(8),
718 
      DOB(31) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_31_UNCONNECTED,
719 
      DOB(30) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_30_UNCONNECTED,
720 
      DOB(29) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_29_UNCONNECTED,
721 
      DOB(28) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_28_UNCONNECTED,
722 
      DOB(27) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_27_UNCONNECTED,
723 
      DOB(26) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_26_UNCONNECTED,
724 
      DOB(25) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_25_UNCONNECTED,
725 
      DOB(24) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_24_UNCONNECTED,
726 
      DOB(23) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_23_UNCONNECTED,
727 
      DOB(22) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_22_UNCONNECTED,
728 
      DOB(21) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_21_UNCONNECTED,
729 
      DOB(20) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_20_UNCONNECTED,
730 
      DOB(19) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_19_UNCONNECTED,
731 
      DOB(18) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_18_UNCONNECTED,
732 
      DOB(17) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_17_UNCONNECTED,
733 
      DOB(16) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_16_UNCONNECTED,
734 
      DOB(15) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_15_UNCONNECTED,
735 
      DOB(14) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_14_UNCONNECTED,
736 
      DOB(13) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_13_UNCONNECTED,
737 
      DOB(12) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_12_UNCONNECTED,
738 
      DOB(11) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_11_UNCONNECTED,
739 
      DOB(10) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_10_UNCONNECTED,
740 
      DOB(9) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_9_UNCONNECTED,
741 
      DOB(8) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_8_UNCONNECTED,
742 
      DOB(7) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_7_UNCONNECTED,
743 
      DOB(6) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_6_UNCONNECTED,
744 
      DOB(5) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_5_UNCONNECTED,
745 
      DOB(4) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_4_UNCONNECTED,
746 
      DOB(3) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_3_UNCONNECTED,
747 
      DOB(2) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_2_UNCONNECTED,
748 
      DOB(1) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_1_UNCONNECTED,
749 
      DOB(0) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_0_UNCONNECTED,
750 
      DOPB(3) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_3_UNCONNECTED,
751 
      DOPB(2) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_2_UNCONNECTED,
752 
      DOPB(1) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_1_UNCONNECTED,
753 
      DOPB(0) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_0_UNCONNECTED
754 
    );
755 
  BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP : RAMB36_EXP
756 
    generic map(
757 
      DOA_REG => 0,
758 
      DOB_REG => 0,
759 
      INIT_7E => X"34302C2824201C1814100C080400FCF8F4F0ECE8E4E0DCD8D4D0CCC8C4C0BCB8",
760 
      INIT_7F => X"B5B1ADA9A5A19D9995918D8985807C7874706C6864605C5854504C4844403C38",
761 
      INITP_00 => X"CCC666673333199999CCCCCCE6666666AAAAAAAAA5555555FFFFFFFFFFFFFFFE",
762 
      INITP_01 => X"3E1F0F87C3E1E0F0783C3E1F0F8783C3E1F0F0787C3C1E1F0F078783C3E1E18C",
763 
      INITP_02 => X"FF803FF007FE00FF801FF007FE00FF801FF007FC01FF803FE00FF803E1F0F87C",
764 
      INITP_03 => X"3FF003FF003FF003FE007FE007FE007FC00FFC01FF801FF003FF007FE00FFC01",
765 
      INITP_04 => X"FFF000007FFFFC00001FFFFF00000FFC007FE007FE007FF003FF003FF003FF00",
766 
      INITP_05 => X"FFE000007FFFFE000007FFFFC00000FFFFF800001FFFFF000007FFFFC00001FF",
767 
      INITP_06 => X"00000FFFFFE000003FFFFF800001FFFFFC00000FFFFFE000007FFFFE000007FF",
768 
      INITP_07 => X"FFFFE000001FFFFFC000003FFFFFC000007FFFFF800000FFFFFE000003FFFFF8",
769 
      INITP_08 => X"03FFFFFE000001FFFFFF0000007FFFFF8000003FFFFFC000003FFFFFE000001F",
770 
      INITP_09 => X"01FFFFFF8000001FFFFFF0000003FFFFFF0000007FFFFFC000000FFFFFF80000",
771 
      INITP_0A => X"0000000000000FFFFFFFFFFFFF80000000000003FFFFFF8000001FFFFFF80000",
772 
      INITP_0B => X"FFFFFFFFE00000000000003FFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFC",
773 
      INITP_0C => X"01FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFC00000000000001FFFFF",
774 
      INITP_0D => X"0000001FFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFF0000000000000",
775 
      SRVAL_A => X"000000000",
776 
      SRVAL_B => X"000000000",
777 
      INIT_00 => X"8890979EA5ABB2B8BEC3C9CED3D7DBC0C7CFD5DCE1E7EBE0E7EEF3F0F7F8FC00",
778 
      INIT_01 => X"0A121921282F363D444B51585E656B71767C82878D92979CA1A6AAAFB3B8BC80",
779 
      INIT_02 => X"EAF0F5FB00060B11161C21262B30353A3F44494D52565B5F64686C7175797D02",
780 
      INIT_03 => X"1219212830373F464D555C636A71787F858C9399A0A6ADB3B9C0C6CCD2D8DEE4",
781 
      INIT_04 => X"FE83088D11961B9F24A82DB136BA3FC347CC50D458DC61E569ED71F579FA020A",
782 
      INIT_05 => X"57DC62E86DF378FE83098E14991EA429AE33B93EC348CD52D75CE166EB70F57A",
783 
      INIT_06 => X"92189F25AC32B93FC64CD259DF65EB72F87E048A10961CA228AE34BA40C54BD1",
784 
      INIT_07 => X"B037BF46CE55DC64EB72F981088F169D24AB32B940C74ED55CE369F077FE840B",
785 
      INIT_08 => X"591DE1A5692DF1B67A3E02C68A4E12D69A5E22E6AA6E31EB73FB820A9219A128",
786 
      INIT_09 => X"CC905519DEA2672CF0B5793E02C68B4F14D89D6125EAAE7237FBBF83480CD094",
787 
      INIT_0A => X"31F6BB80450ACF94591EE3A76C31F6BB804509CE93581DE1A66B30F4B97E4207",
788 
      INIT_0B => X"884E13D99E6329EEB4793E04C98E5419DEA3692EF3B87D4308CD92571CE1A76C",
789 
      INIT_0C => X"D2985E24EAB0763B01C78D5218DEA4692FF5BA80460BD1965C22E7AD7238FDC3",
790 
      INIT_0D => X"10D69C6229EFB57B4108CE945A20E6AD7339FFC58B5117DDA3692FF5BB81470D",
791 
      INIT_0E => X"4006CD945A21E8AE753B02C88F561CE3A97036FDC3895016DDA36930F6BD8349",
792 
      INIT_0F => X"632AF1B87F460DD49B6229F0B77E450CD39A6027EEB57C430AD0975E25EBB279",
793 
      INIT_10 => X"794108D0975F26EDB57C440BD29A6128F0B77E450DD49B622AF1B87F460DD49C",
794 
      INIT_11 => X"412509EDD1B5997D6145290CF0D4B89C8064472B0FF3D7BA9E82664A2D11EAB2",
795 
      INIT_12 => X"C0A4896D513519FDE1C5A98D71553A1E02E6CAAE92765A3E2206EACEB2967A5D",
796 
      INIT_13 => X"391D02E6CAAF93775B402408EDD1B5997D62462A0EF3D7BB9F83674C3014F8DC",
797 
      INIT_14 => X"AC9075593E2207EBD0B4997D62462A0FF3D8BCA085694E3216FBDFC3A88C7055",
798 
      INIT_15 => X"19FEE2C7AC90755A3E2307ECD1B59A7F63482C11F5DABFA3886C51351AFEE3C7",
799 
      INIT_16 => X"80654A2F13F8DDC2A78C70553A1F04E8CDB2977B60452A0EF3D8BDA1866B4F34",
800 
      INIT_17 => X"E1C6AB90755A3F250AEFD4B89D82674C3116FBE0C5AA8F74593E2308ECD1B69B",
801 
      INIT_18 => X"3D2207EDD2B79C81674C3116FBE0C6AB90755A3F2409EFD4B99E83684D3217FC",
802 
      INIT_19 => X"93785E43290EF3D9BEA3896E53391E03E9CEB3997E63482E13F8DEC3A88D7358",
803 
      INIT_1A => X"E4C9AF947A5F452A10F5DBC1A68C71573C2107ECD2B79D82684D3318FDE3C8AE",
804 
      INIT_1B => X"2F14FAE0C6AB91775C42280DF3D9BEA48A6F553B2006ECD1B79C82684D3318FE",
805 
      INIT_1C => X"745A40260CF2D8BEA3896F553B2107ECD2B89E84694F351B01E6CCB2987D6349",
806 
      INIT_1D => X"B59B81674D3319FFE5CBB1977D63492F15FBE1C7AD93795F452B11F7DDC3A98E",
807 
      INIT_1E => X"F0D6BCA3896F553B2208EED4BAA0876D53391F05ECD2B89E846A50361C02E9CF",
808 
      INIT_1F => X"260CF3D9BFA68C72593F250CF2D8BFA58B72583E250BF1D8BEA48A71573D230A",
809 
      INIT_20 => X"573D240AF1D7BEA48B71583E250BF2D8BFA58C72593F260CF2D9BFA68C73593F",
810 
      INIT_21 => X"826950361D04EBD1B89F856C53392006EDD4BAA1886E553B2209EFD6BCA38970",
811 
      INIT_22 => X"A990775E452B12F9E0C7AE947B62493016FDE4CBB1987F664C331A01E7CEB59C",
812 
      INIT_23 => X"CBB29980674E351C03EAD1B89F866D543B2208EFD6BDA48B725940270EF4DBC2",
813 
      INIT_24 => X"F4E7DBCEC2B6A99D9084776B5F5246392D201407F6DDC4AC937A61482F16FDE4",
814 
      INIT_25 => X"8073675B4E4236291D1104F8EBDFD3C6BAAEA195887C7063574B3E3225190C00",
815 
      INIT_26 => X"09FDF1E5D8CCC0B4A79B8F82766A5D5145392C201407FBEFE2D6CABDB1A5988C",
816 
      INIT_27 => X"9185786C6054483B2F23170AFEF2E6DACDC1B5A99C9084786B5F53473A2E2216",
817 
      INIT_28 => X"160AFEF1E5D9CDC1B5A99C9084786C6054473B2F23170BFEF2E6DACEC2B5A99D",
818 
      INIT_29 => X"988C8074685C5044382C201408FCF0E3D7CBBFB3A79B8F83776B5E52463A2E22",
819 
      INIT_2A => X"190D01F5E9DDD1C5B9ADA195897D7165594D4135291D1105F9EDE1D5C9BDB1A5",
820 
      INIT_2B => X"978B7F73675C5044382C201408FCF0E4D8CCC0B4A99D9185796D6155493D3125",
821 
      INIT_2C => X"1307FBF0E4D8CCC0B4A89D9185796D61554A3E32261A0E02F6EADFD3C7BBAFA3",
822 
      INIT_2D => X"8D81756A5E52463A2F23170B00F4E8DCD0C4B9ADA195897E72665A4E42372B1F",
823 
      INIT_2E => X"05F9EDE1D6CABEB3A79B8F84786C6055493D32261A0E03F7EBDFD4C8BCB0A499",
824 
      INIT_2F => X"7A6E63574B4034291D1106FAEEE3D7CBC0B4A89D91857A6E62564B3F33281C10",
825 
      INIT_30 => X"EDE2D6CBBFB4A89C91857A6E62574B4034281D1106FAEEE3D7CBC0B4A99D9186",
826 
      INIT_31 => X"5F53483C31251A0E03F7ECE0D4C9BDB2A69B8F84786D61554A3E33271C1005F9",
827 
      INIT_32 => X"CEC2B7ACA095897E72675B5044392E22170B00F4E9DDD2C6BBAFA4988D81766A",
828 
      INIT_33 => X"3B3024190E02F7EBE0D5C9BEB2A79C9085796E63574C4035291E1307FCF0E5D9",
829 
      INIT_34 => X"A69B9084796E62574C40352A1E1308FCF1E6DACFC4B8ADA1968B7F74695D5246",
830 
      INIT_35 => X"0F04F9EEE2D7CCC1B5AA9F93887D72665B5044392E23170C01F5EADFD3C8BDB2",
831 
      INIT_36 => X"776B60554A3F33281D1207FBF0E5DACEC3B8ADA2968B8075695E53483C31261B",
832 
      INIT_37 => X"DCD1C5BAAFA4998E83776C61564B4035291E1308FDF2E6DBD0C5BAAEA3988D82",
833 
      INIT_38 => X"3F34291E1308FDF1E6DBD0C5BAAFA4998E83776C61564B40352A1F1308FDF2E7",
834 
      INIT_39 => X"A0958A7F74695E53483D32271C1106FBF0E5DACFC4B9AEA3988C81766B60554A",
835 
      INIT_3A => X"00F5EADFD4C9BEB3A89D92877C71665B50453A2F24190E03F8EDE2D7CCC1B6AB",
836 
      INIT_3B => X"5D53483D32271C1106FBF0E5DBD0C5BAAFA4998E83786D62574C42372C21160B",
837 
      INIT_3C => X"B9AEA3998E83786D62584D42372C21160C01F6EBE0D5CABFB5AA9F94897E7368",
838 
      INIT_3D => X"1308FDF3E8DDD2C8BDB2A79C92877C71665C51463B30251B1005FAEFE4DACFC4",
839 
      INIT_3E => X"6B60564B40352B20150B00F5EAE0D5CABFB5AA9F948A7F74695E54493E33291E",
840 
      INIT_3F => X"C1B7ACA1978C81776C61574C41372C21160C01F6ECE1D6CCC1B6ABA1968B8176",
841 
      INIT_40 => X"160B01F6EBE1D6CCC1B6ACA1968C81776C61574C41372C21170C01F7ECE1D7CC",
842 
      INIT_41 => X"695E54493E34291F140AFFF4EADFD5CABFB5AAA0958B80756B60564B40362B21",
843 
      INIT_42 => X"BAAFA59A90857B70665B51463B31261C1107FCF2E7DDD2C8BDB3A89D93887E73",
844 
      INIT_43 => X"09FEF4EADFD5CAC0B5ABA0968B81766C61574D42382D23180E03F9EEE4D9CFC4",
845 
      INIT_44 => X"564C42372D22180E03F9EEE4DACFC5BAB0A59B91867C71675C52483D33281E13",
846 
      INIT_45 => X"A2988E83796F645A50453B30261C1107FDF2E8DED3C9BEB4AA9F958A80766B61",
847 
      INIT_46 => X"EDE2D8CEC3B9AFA49A90867B71675C52483D33291E140AFFF5EBE0D6CCC1B7AD",
848 
      INIT_47 => X"352B21160C02F8EDE3D9CFC4BAB0A69B91877D72685E53493F352A20160B01F7",
849 
      INIT_48 => X"7C72685D53493F352A20160C02F7EDE3D9CFC4BAB0A69B91877D73685E544A3F",
850 
      INIT_49 => X"C1B7ADA3998F847A70665C52483D33291F150B00F6ECE2D8CEC3B9AFA59B9086",
851 
      INIT_4A => X"05FBF1E7DDD3C8BEB4AAA0968C82786D63594F453B31271D1208FEF4EAE0D6CB",
852 
      INIT_4B => X"473D33291F150B01F7EDE3D9CFC4BAB0A69C92887E746A60564C42372D23190F",
853 
      INIT_4C => X"887E746A60564C42382E241A1006FCF2E8DED4CABFB5ABA1978D83796F655B51",
854 
      INIT_4D => X"C7BDB3A99F958B81776D63594F453B31271D1309FFF5EBE2D8CEC4BAB0A69C92",
855 
      INIT_4E => X"04FAF0E6DCD3C9BFB5ABA1978D83796F655C52483E342A20160C02F8EEE4DAD1",
856 
      INIT_4F => X"40362C22180F05FBF1E7DDD3CAC0B6ACA2988E857B71675D53493F352C22180E",
857 
      INIT_50 => X"7A70675D53493F362C22180E05FBF1E7DDD3CAC0B6ACA2988F857B71675D544A",
858 
      INIT_51 => X"B3A9A0968C82796F655B52483E342A21170D03FAF0E6DCD2C9BFB5ABA1988E84",
859 
      INIT_52 => X"EBE1D7CDC4BAB0A79D938980766C62594F453C32281E150B01F7EEE4DAD0C7BD",
860 
      INIT_53 => X"908B86817D78736E6964605B56514C47433E39342F2A26211C17120D0804FEF4",
861 
      INIT_54 => X"2A25211C17120D0904FFFAF5F0ECE7E2DDD8D4CFCAC5C0BBB7B2ADA8A39E9A95",
862 
      INIT_55 => X"C4BFBAB5B1ACA7A29D99948F8A85817C77726D69645F5A55514C47423D39342F",
863 
      INIT_56 => X"5C58534E4945403B36322D28231E1A15100B0702FDF8F4EFEAE5E0DCD7D2CDC8",
864 
      INIT_57 => X"F5F0EBE6E2DDD8D3CFCAC5C0BCB7B2ADA9A49F9A96918C87837E7974706B6661",
865 
      INIT_58 => X"8C87827E7974706B66615D58534F4A45403C37322D29241F1A16110C0803FEF9",
866 
      INIT_59 => X"231E1915100B0602FDF8F4EFEAE5E1DCD7D3CEC9C5C0BBB6B2ADA8A49F9A9591",
867 
      INIT_5A => X"B9B4AFABA6A19D98938E8A85807C77726E6964605B56524D48433F3A35312C27",
868 
      INIT_5B => X"4E4945403B37322D29241F1B16110D0803FFFAF5F1ECE7E3DED9D5D0CBC7C2BD",
869 
      INIT_5C => X"E3DED9D5D0CBC7C2BDB9B4B0ABA6A29D98948F8A86817C78736E6A65615C5753",
870 
      INIT_5D => X"76726D69645F5B56524D48443F3A36312D28231F1A15110C0803FEFAF5F0ECE7",
871 
      INIT_5E => X"0A0501FCF7F3EEEAE5E0DCD7D3CEC9C5C0BCB7B2AEA9A5A09B97928E8984807B",
872 
      INIT_5F => X"9C98938F8A86817C78736F6A66615C58534F4A45413C38332F2A25211C18130E",
873 
      INIT_60 => X"2E2A25211C18130F0A0501FCF8F3EFEAE5E1DCD8D3CFCAC6C1BCB8B3AFAAA6A1",
874 
      INIT_61 => X"C0BBB7B2AEA9A5A09B97928E8985807C77736E6A65605C57534E4A45413C3833",
875 
      INIT_62 => X"504C47433E3A35312C28231F1A16110D0804FFFBF6F2EDE8E4DFDBD6D2CDC9C4",
876 
      INIT_63 => X"E0DCD7D3CFCAC6C1BDB8B4AFABA6A29D9994908B87827E7974706B67625E5955",
877 
      INIT_64 => X"706B67625E5A55514C48433F3A36312D28241F1B16120D090400FBF7F2EEE9E5",
878 
      INIT_65 => X"FFFAF6F1EDE8E4E0DBD7D2CEC9C5C0BCB7B3AEAAA6A19D98948F8B86827D7974",
879 
      INIT_66 => X"8D8884807B77726E6965615C58534F4A46413D3934302B27221E1915110C0803",
880 
      INIT_67 => X"1A16120D090400FCF7F3EEEAE5E1DDD8D4CFCBC6C2BEB9B5B0ACA7A39F9A9691",
881 
      INIT_68 => X"A7A39F9A96918D8984807B77736E6A65615D58544F4B47423E3935312C28231F",
882 
      INIT_69 => X"342F2B27221E1915110C0804FFFBF6F2EEE9E5E0DCD8D3CFCBC6C2BDB9B5B0AC",
883 
      INIT_6A => X"C0BBB7B2AEAAA5A19D9894908B87827E7A75716D68645F5B57524E4A45413D38",
884 
      INIT_6B => X"4B46423E3935312C28241F1B17120E0A0501FCF8F4EFEBE7E2DEDAD5D1CDC8C4",
885 
      INIT_6C => X"D5D1CDC8C4C0BBB7B3AEAAA6A19D9994908C87837F7A76726D6965605C58534F",
886 
      INIT_6D => X"5F5B57524E4A45413D3834302C27231F1A16120D090500FCF8F3EFEBE7E2DEDA",
887 
      INIT_6E => X"E9E4E0DCD8D3CFCBC6C2BEB9B5B1ADA8A4A09B97938F8A86827D7975706C6864",
888 
      INIT_6F => X"716D6965605C58544F4B47433E3A36312D2925201C18130F0B0702FEFAF5F1ED",
889 
      INIT_70 => X"FAF6F1EDE9E4E0DCD8D3CFCBC7C2BEBAB6B1ADA9A5A09C98948F8B87837E7A76",
890 
      INIT_71 => X"817D7975716C6864605B57534F4A46423E3935312D2824201C17130F0B0602FE",
891 
      INIT_72 => X"090400FCF8F4EFEBE7E3DEDAD6D2CEC9C5C1BDB8B4B0ACA8A39F9B97928E8A86",
892 
      INIT_73 => X"8F8B87837E7A76726E6965615D5954504C48443F3B37332F2A26221E1915110D",
893 
      INIT_74 => X"15110D090400FCF8F4F0EBE7E3DFDBD6D2CECAC6C2BDB9B5B1ADA8A4A09C9893",
894 
      INIT_75 => X"9B97928E8A86827E7975716D6965605C5854504C47433F3B37322E2A26221E19",
895 
      INIT_76 => X"201C17130F0B0703FEFAF6F2EEEAE6E1DDD9D5D1CDC8C4C0BCB8B4B0ABA7A39F",
896 
      INIT_77 => X"A4A09C98948F8B87837F7B77726E6A66625E5A56514D4945413D3934302C2824",
897 
      INIT_78 => X"2824201C18130F0B0703FFFBF7F2EEEAE6E2DEDAD6D1CDC9C5C1BDB9B5B0ACA8",
898 
      INIT_79 => X"ABA7A39F9B97938F8B86827E7A76726E6A66615D5955514D4945413D3834302C",
899 
      INIT_7A => X"2E2A26221E1A16120D090501FDF9F5F1EDE9E5E1DCD8D4D0CCC8C4C0BCB8B4AF",
900 
      INIT_7B => X"B0ACA8A4A09C9894908C8884807C77736F6B67635F5B57534F4B47433E3A3632",
901 
      INIT_7C => X"322E2A26221E1A16120E0A0602FEFAF5F1EDE9E5E1DDD9D5D1CDC9C5C1BDB9B5",
902 
      INIT_7D => X"B4AFABA7A39F9B97938F8B87837F7B77736F6B67635F5B57534F4B46423E3A36",
903 
      INITP_0E => X"0000000000FFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFE00000000",
904 
      INIT_FILE => "NONE",
905 
      RAM_EXTENSION_A => "NONE",
906 
      RAM_EXTENSION_B => "NONE",
907 
      READ_WIDTH_A => 9,
908 
      READ_WIDTH_B => 9,
909 
      SIM_COLLISION_CHECK => "ALL",
910 
      SIM_MODE => "SAFE",
911 
      INIT_A => X"000000000",
912 
      INIT_B => X"000000000",
913 
      WRITE_MODE_A => "WRITE_FIRST",
914 
      WRITE_MODE_B => "WRITE_FIRST",
915 
      WRITE_WIDTH_A => 9,
916 
      WRITE_WIDTH_B => 9,
917 
      INITP_0F => X"000000000003FFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFC00000"
918 
    )
919 
    port map (
920 
      ENAU => BU2_N1,
921 
      ENAL => BU2_N1,
922 
      ENBU => BU2_doutb(0),
923 
      ENBL => BU2_doutb(0),
924 
      SSRAU => BU2_doutb(0),
925 
      SSRAL => BU2_doutb(0),
926 
      SSRBU => BU2_doutb(0),
927 
      SSRBL => BU2_doutb(0),
928 
      CLKAU => clka,
929 
      CLKAL => clka,
930 
      CLKBU => BU2_doutb(0),
931 
      CLKBL => BU2_doutb(0),
932 
      REGCLKAU => clka,
933 
      REGCLKAL => clka,
934 
      REGCLKBU => BU2_doutb(0),
935 
      REGCLKBL => BU2_doutb(0),
936 
      REGCEAU => BU2_doutb(0),
937 
      REGCEAL => BU2_doutb(0),
938 
      REGCEBU => BU2_doutb(0),
939 
      REGCEBL => BU2_doutb(0),
940 
      CASCADEINLATA => BU2_doutb(0),
941 
      CASCADEINLATB => BU2_doutb(0),
942 
      CASCADEINREGA => BU2_doutb(0),
943 
      CASCADEINREGB => BU2_doutb(0),
944 
      CASCADEOUTLATA => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTLATA_UNCONNECTED,
945 
      CASCADEOUTLATB => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTLATB_UNCONNECTED,
946 
      CASCADEOUTREGA => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTREGA_UNCONNECTED,
947 
      CASCADEOUTREGB => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTREGB_UNCONNECTED,
948 
      DIA(31) => BU2_doutb(0),
949 
      DIA(30) => BU2_doutb(0),
950 
      DIA(29) => BU2_doutb(0),
951 
      DIA(28) => BU2_doutb(0),
952 
      DIA(27) => BU2_doutb(0),
953 
      DIA(26) => BU2_doutb(0),
954 
      DIA(25) => BU2_doutb(0),
955 
      DIA(24) => BU2_doutb(0),
956 
      DIA(23) => BU2_doutb(0),
957 
      DIA(22) => BU2_doutb(0),
958 
      DIA(21) => BU2_doutb(0),
959 
      DIA(20) => BU2_doutb(0),
960 
      DIA(19) => BU2_doutb(0),
961 
      DIA(18) => BU2_doutb(0),
962 
      DIA(17) => BU2_doutb(0),
963 
      DIA(16) => BU2_doutb(0),
964 
      DIA(15) => BU2_doutb(0),
965 
      DIA(14) => BU2_doutb(0),
966 
      DIA(13) => BU2_doutb(0),
967 
      DIA(12) => BU2_doutb(0),
968 
      DIA(11) => BU2_doutb(0),
969 
      DIA(10) => BU2_doutb(0),
970 
      DIA(9) => BU2_doutb(0),
971 
      DIA(8) => BU2_doutb(0),
972 
      DIA(7) => BU2_doutb(0),
973 
      DIA(6) => BU2_doutb(0),
974 
      DIA(5) => BU2_doutb(0),
975 
      DIA(4) => BU2_doutb(0),
976 
      DIA(3) => BU2_doutb(0),
977 
      DIA(2) => BU2_doutb(0),
978 
      DIA(1) => BU2_doutb(0),
979 
      DIA(0) => BU2_doutb(0),
980 
      DIPA(3) => BU2_doutb(0),
981 
      DIPA(2) => BU2_doutb(0),
982 
      DIPA(1) => BU2_doutb(0),
983 
      DIPA(0) => BU2_doutb(0),
984 
      DIB(31) => BU2_doutb(0),
985 
      DIB(30) => BU2_doutb(0),
986 
      DIB(29) => BU2_doutb(0),
987 
      DIB(28) => BU2_doutb(0),
988 
      DIB(27) => BU2_doutb(0),
989 
      DIB(26) => BU2_doutb(0),
990 
      DIB(25) => BU2_doutb(0),
991 
      DIB(24) => BU2_doutb(0),
992 
      DIB(23) => BU2_doutb(0),
993 
      DIB(22) => BU2_doutb(0),
994 
      DIB(21) => BU2_doutb(0),
995 
      DIB(20) => BU2_doutb(0),
996 
      DIB(19) => BU2_doutb(0),
997 
      DIB(18) => BU2_doutb(0),
998 
      DIB(17) => BU2_doutb(0),
999 
      DIB(16) => BU2_doutb(0),
1000 
      DIB(15) => BU2_doutb(0),
1001 
      DIB(14) => BU2_doutb(0),
1002 
      DIB(13) => BU2_doutb(0),
1003 
      DIB(12) => BU2_doutb(0),
1004 
      DIB(11) => BU2_doutb(0),
1005 
      DIB(10) => BU2_doutb(0),
1006 
      DIB(9) => BU2_doutb(0),
1007 
      DIB(8) => BU2_doutb(0),
1008 
      DIB(7) => BU2_doutb(0),
1009 
      DIB(6) => BU2_doutb(0),
1010 
      DIB(5) => BU2_doutb(0),
1011 
      DIB(4) => BU2_doutb(0),
1012 
      DIB(3) => BU2_doutb(0),
1013 
      DIB(2) => BU2_doutb(0),
1014 
      DIB(1) => BU2_doutb(0),
1015 
      DIB(0) => BU2_doutb(0),
1016 
      DIPB(3) => BU2_doutb(0),
1017 
      DIPB(2) => BU2_doutb(0),
1018 
      DIPB(1) => BU2_doutb(0),
1019 
      DIPB(0) => BU2_doutb(0),
1020 
      ADDRAL(15) => BU2_doutb(0),
1021 
      ADDRAL(14) => addra_2(11),
1022 
      ADDRAL(13) => addra_2(10),
1023 
      ADDRAL(12) => addra_2(9),
1024 
      ADDRAL(11) => addra_2(8),
1025 
      ADDRAL(10) => addra_2(7),
1026 
      ADDRAL(9) => addra_2(6),
1027 
      ADDRAL(8) => addra_2(5),
1028 
      ADDRAL(7) => addra_2(4),
1029 
      ADDRAL(6) => addra_2(3),
1030 
      ADDRAL(5) => addra_2(2),
1031 
      ADDRAL(4) => addra_2(1),
1032 
      ADDRAL(3) => addra_2(0),
1033 
      ADDRAL(2) => BU2_doutb(0),
1034 
      ADDRAL(1) => BU2_doutb(0),
1035 
      ADDRAL(0) => BU2_doutb(0),
1036 
      ADDRAU(14) => addra_2(11),
1037 
      ADDRAU(13) => addra_2(10),
1038 
      ADDRAU(12) => addra_2(9),
1039 
      ADDRAU(11) => addra_2(8),
1040 
      ADDRAU(10) => addra_2(7),
1041 
      ADDRAU(9) => addra_2(6),
1042 
      ADDRAU(8) => addra_2(5),
1043 
      ADDRAU(7) => addra_2(4),
1044 
      ADDRAU(6) => addra_2(3),
1045 
      ADDRAU(5) => addra_2(2),
1046 
      ADDRAU(4) => addra_2(1),
1047 
      ADDRAU(3) => addra_2(0),
1048 
      ADDRAU(2) => BU2_doutb(0),
1049 
      ADDRAU(1) => BU2_doutb(0),
1050 
      ADDRAU(0) => BU2_doutb(0),
1051 
      ADDRBL(15) => BU2_doutb(0),
1052 
      ADDRBL(14) => BU2_doutb(0),
1053 
      ADDRBL(13) => BU2_doutb(0),
1054 
      ADDRBL(12) => BU2_doutb(0),
1055 
      ADDRBL(11) => BU2_doutb(0),
1056 
      ADDRBL(10) => BU2_doutb(0),
1057 
      ADDRBL(9) => BU2_doutb(0),
1058 
      ADDRBL(8) => BU2_doutb(0),
1059 
      ADDRBL(7) => BU2_doutb(0),
1060 
      ADDRBL(6) => BU2_doutb(0),
1061 
      ADDRBL(5) => BU2_doutb(0),
1062 
      ADDRBL(4) => BU2_doutb(0),
1063 
      ADDRBL(3) => BU2_doutb(0),
1064 
      ADDRBL(2) => BU2_doutb(0),
1065 
      ADDRBL(1) => BU2_doutb(0),
1066 
      ADDRBL(0) => BU2_doutb(0),
1067 
      ADDRBU(14) => BU2_doutb(0),
1068 
      ADDRBU(13) => BU2_doutb(0),
1069 
      ADDRBU(12) => BU2_doutb(0),
1070 
      ADDRBU(11) => BU2_doutb(0),
1071 
      ADDRBU(10) => BU2_doutb(0),
1072 
      ADDRBU(9) => BU2_doutb(0),
1073 
      ADDRBU(8) => BU2_doutb(0),
1074 
      ADDRBU(7) => BU2_doutb(0),
1075 
      ADDRBU(6) => BU2_doutb(0),
1076 
      ADDRBU(5) => BU2_doutb(0),
1077 
      ADDRBU(4) => BU2_doutb(0),
1078 
      ADDRBU(3) => BU2_doutb(0),
1079 
      ADDRBU(2) => BU2_doutb(0),
1080 
      ADDRBU(1) => BU2_doutb(0),
1081 
      ADDRBU(0) => BU2_doutb(0),
1082 
      WEAU(3) => BU2_doutb(0),
1083 
      WEAU(2) => BU2_doutb(0),
1084 
      WEAU(1) => BU2_doutb(0),
1085 
      WEAU(0) => BU2_doutb(0),
1086 
      WEAL(3) => BU2_doutb(0),
1087 
      WEAL(2) => BU2_doutb(0),
1088 
      WEAL(1) => BU2_doutb(0),
1089 
      WEAL(0) => BU2_doutb(0),
1090 
      WEBU(7) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_7_UNCONNECTED,
1091 
      WEBU(6) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_6_UNCONNECTED,
1092 
      WEBU(5) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_5_UNCONNECTED,
1093 
      WEBU(4) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_4_UNCONNECTED,
1094 
      WEBU(3) => BU2_doutb(0),
1095 
      WEBU(2) => BU2_doutb(0),
1096 
      WEBU(1) => BU2_doutb(0),
1097 
      WEBU(0) => BU2_doutb(0),
1098 
      WEBL(7) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_7_UNCONNECTED,
1099 
      WEBL(6) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_6_UNCONNECTED,
1100 
      WEBL(5) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_5_UNCONNECTED,
1101 
      WEBL(4) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_4_UNCONNECTED,
1102 
      WEBL(3) => BU2_doutb(0),
1103 
      WEBL(2) => BU2_doutb(0),
1104 
      WEBL(1) => BU2_doutb(0),
1105 
      WEBL(0) => BU2_doutb(0),
1106 
      DOA(31) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_31_UNCONNECTED,
1107 
      DOA(30) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_30_UNCONNECTED,
1108 
      DOA(29) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_29_UNCONNECTED,
1109 
      DOA(28) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_28_UNCONNECTED,
1110 
      DOA(27) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_27_UNCONNECTED,
1111 
      DOA(26) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_26_UNCONNECTED,
1112 
      DOA(25) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_25_UNCONNECTED,
1113 
      DOA(24) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_24_UNCONNECTED,
1114 
      DOA(23) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_23_UNCONNECTED,
1115 
      DOA(22) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_22_UNCONNECTED,
1116 
      DOA(21) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_21_UNCONNECTED,
1117 
      DOA(20) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_20_UNCONNECTED,
1118 
      DOA(19) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_19_UNCONNECTED,
1119 
      DOA(18) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_18_UNCONNECTED,
1120 
      DOA(17) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_17_UNCONNECTED,
1121 
      DOA(16) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_16_UNCONNECTED,
1122 
      DOA(15) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_15_UNCONNECTED,
1123 
      DOA(14) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_14_UNCONNECTED,
1124 
      DOA(13) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_13_UNCONNECTED,
1125 
      DOA(12) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_12_UNCONNECTED,
1126 
      DOA(11) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_11_UNCONNECTED,
1127 
      DOA(10) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_10_UNCONNECTED,
1128 
      DOA(9) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_9_UNCONNECTED,
1129 
      DOA(8) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_8_UNCONNECTED,
1130 
      DOA(7) => douta_3(16),
1131 
      DOA(6) => douta_3(15),
1132 
      DOA(5) => douta_3(14),
1133 
      DOA(4) => douta_3(13),
1134 
      DOA(3) => douta_3(12),
1135 
      DOA(2) => douta_3(11),
1136 
      DOA(1) => douta_3(10),
1137 
      DOA(0) => douta_3(9),
1138 
      DOPA(3) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_3_UNCONNECTED,
1139 
      DOPA(2) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_2_UNCONNECTED,
1140 
      DOPA(1) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_1_UNCONNECTED,
1141 
      DOPA(0) => douta_3(17),
1142 
      DOB(31) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_31_UNCONNECTED,
1143 
      DOB(30) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_30_UNCONNECTED,
1144 
      DOB(29) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_29_UNCONNECTED,
1145 
      DOB(28) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_28_UNCONNECTED,
1146 
      DOB(27) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_27_UNCONNECTED,
1147 
      DOB(26) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_26_UNCONNECTED,
1148 
      DOB(25) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_25_UNCONNECTED,
1149 
      DOB(24) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_24_UNCONNECTED,
1150 
      DOB(23) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_23_UNCONNECTED,
1151 
      DOB(22) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_22_UNCONNECTED,
1152 
      DOB(21) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_21_UNCONNECTED,
1153 
      DOB(20) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_20_UNCONNECTED,
1154 
      DOB(19) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_19_UNCONNECTED,
1155 
      DOB(18) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_18_UNCONNECTED,
1156 
      DOB(17) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_17_UNCONNECTED,
1157 
      DOB(16) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_16_UNCONNECTED,
1158 
      DOB(15) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_15_UNCONNECTED,
1159 
      DOB(14) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_14_UNCONNECTED,
1160 
      DOB(13) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_13_UNCONNECTED,
1161 
      DOB(12) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_12_UNCONNECTED,
1162 
      DOB(11) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_11_UNCONNECTED,
1163 
      DOB(10) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_10_UNCONNECTED,
1164 
      DOB(9) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_9_UNCONNECTED,
1165 
      DOB(8) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_8_UNCONNECTED,
1166 
      DOB(7) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_7_UNCONNECTED,
1167 
      DOB(6) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_6_UNCONNECTED,
1168 
      DOB(5) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_5_UNCONNECTED,
1169 
      DOB(4) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_4_UNCONNECTED,
1170 
      DOB(3) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_3_UNCONNECTED,
1171 
      DOB(2) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_2_UNCONNECTED,
1172 
      DOB(1) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_1_UNCONNECTED,
1173 
      DOB(0) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_0_UNCONNECTED,
1174 
      DOPB(3) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_3_UNCONNECTED,
1175 
      DOPB(2) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_2_UNCONNECTED,
1176 
      DOPB(1) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_1_UNCONNECTED,
1177 
      DOPB(0) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_1_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_0_UNCONNECTED
1178 
    );
1179 
  BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP : RAMB36_EXP
1180 
    generic map(
1181 
      DOA_REG => 0,
1182 
      DOB_REG => 0,
1183 
      INIT_7E => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
1184 
      INIT_7F => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
1185 
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000",
1186 
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
1187 
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
1188 
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
1189 
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
1190 
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
1191 
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
1192 
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
1193 
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
1194 
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
1195 
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
1196 
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
1197 
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
1198 
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
1199 
      SRVAL_A => X"000000000",
1200 
      SRVAL_B => X"000000000",
1201 
      INIT_00 => X"FDFBF9F7F5F3F1EFEDEBE9E7E5E3E1DFDBD7D3CFCBC7C3BFB7AFA79F8F7F5F00",
1202 
      INIT_01 => X"1E1D1C1B1A191817161514131211100F0E0D0C0B0A09080706050403020100FF",
1203 
      INIT_02 => X"2E2E2D2D2D2C2C2B2B2A2A29292828272726262525242423232222212120201F",
1204 
      INIT_03 => X"3E3E3D3D3C3C3B3B3A3A39393838373736363535343433333232313130302F2F",
1205 
      INIT_04 => X"46464646464545454544444444434343434242424241414141404040403F3F3F",
1206 
      INIT_05 => X"4E4E4E4D4D4D4D4C4C4C4C4C4B4B4B4B4A4A4A4A494949494848484847474747",
1207 
      INIT_06 => X"5656555555555454545453535353525252525251515151505050504F4F4F4F4E",
1208 
      INIT_07 => X"5D5D5D5D5C5C5C5C5B5B5B5B5B5A5A5A5A595959595858585857575757565656",
1209 
      INIT_08 => X"62626262626261616161616161616160606060606060605F5F5F5F5F5E5E5E5E",
1210 
      INIT_09 => X"6666666665656565656565656564646464646464646363636363636363636262",
1211 
      INIT_0A => X"6A69696969696969696968686868686868686867676767676767676666666666",
1212 
      INIT_0B => X"6D6D6D6D6D6D6D6C6C6C6C6C6C6C6C6C6B6B6B6B6B6B6B6B6B6A6A6A6A6A6A6A",
1213 
      INIT_0C => X"717171717070707070707070706F6F6F6F6F6F6F6F6F6E6E6E6E6E6E6E6E6D6D",
1214 
      INIT_0D => X"7574747474747474747473737373737373737272727272727272727171717171",
1215 
      INIT_0E => X"7878787878787777777777777777777676767676767676767575757575757575",
1216 
      INIT_0F => X"7C7C7B7B7B7B7B7B7B7B7B7A7A7A7A7A7A7A7A7A797979797979797979787878",
1217 
      INIT_10 => X"7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D7D7D7C7C7C7C7C7C7C",
1218 
      INIT_11 => X"8181818181818181818181818080808080808080808080808080808080807F7F",
1219 
      INIT_12 => X"8383838383838382828282828282828282828282828282828282818181818181",
1220 
      INIT_13 => X"8585858484848484848484848484848484848484848383838383838383838383",
1221 
      INIT_14 => X"8686868686868686868686868686868685858585858585858585858585858585",
1222 
      INIT_15 => X"8888888888888888888888878787878787878787878787878787878787868686",
1223 
      INIT_16 => X"8A8A8A8A8A898989898989898989898989898989898989898888888888888888",
1224 
      INIT_17 => X"8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
1225 
      INIT_18 => X"8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8B",
1226 
      INIT_19 => X"8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8D8D8D8D8D8D8D",
1227 
      INIT_1A => X"909090909090909090909090909090909090908F8F8F8F8F8F8F8F8F8F8F8F8F",
1228 
      INIT_1B => X"9292929292929292929292929191919191919191919191919191919191919190",
1229 
      INIT_1C => X"9494949494939393939393939393939393939393939393939392929292929292",
1230 
      INIT_1D => X"9595959595959595959595959595959595949494949494949494949494949494",
1231 
      INIT_1E => X"9797979797979797979796969696969696969696969696969696969696969595",
1232 
      INIT_1F => X"9999989898989898989898989898989898989898989897979797979797979797",
1233 
      INIT_20 => X"9A9A9A9A9A9A9A9A9A9A9A9A9A9A999999999999999999999999999999999999",
1234 
      INIT_21 => X"9C9C9C9C9C9C9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9A9A9A9A9A9A",
1235 
      INIT_22 => X"9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C",
1236 
      INIT_23 => X"9F9F9F9F9F9F9F9F9F9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9D9D9D",
1237 
      INIT_24 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A09F9F9F9F9F9F9F9F9F9F9F9F",
1238 
      INIT_25 => X"A1A1A1A1A1A1A1A1A1A1A1A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0",
1239 
      INIT_26 => X"A2A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1",
1240 
      INIT_27 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
1241 
      INIT_28 => X"A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A2A2A2A2A2A2A2A2A2",
1242 
      INIT_29 => X"A4A4A4A4A4A4A4A4A4A4A4A4A4A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3",
1243 
      INIT_2A => X"A5A5A5A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4",
1244 
      INIT_2B => X"A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5",
1245 
      INIT_2C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A5A5A5A5A5A5A5A5",
1246 
      INIT_2D => X"A7A7A7A7A7A7A7A7A7A7A7A7A7A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
1247 
      INIT_2E => X"A8A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7",
1248 
      INIT_2F => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
1249 
      INIT_30 => X"A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A8A8A8A8A8A8A8A8A8A8A8",
1250 
      INIT_31 => X"AAAAAAAAAAAAAAAAAAA9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9",
1251 
      INIT_32 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
1252 
      INIT_33 => X"ABABABABABABABABABABABABABABABABABABABABABABABABABABABABAAAAAAAA",
1253 
      INIT_34 => X"ACACACACACACACACACACACACACACACABABABABABABABABABABABABABABABABAB",
1254 
      INIT_35 => X"ADADACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC",
1255 
      INIT_36 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
1256 
      INIT_37 => X"AEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEADADADADADADADADADADADAD",
1257 
      INIT_38 => X"AFAFAFAFAFAFAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAE",
1258 
      INIT_39 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
1259 
      INIT_3A => X"B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0AFAFAFAFAFAFAFAF",
1260 
      INIT_3B => X"B1B1B1B1B1B1B1B1B1B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0",
1261 
      INIT_3C => X"B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
1262 
      INIT_3D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B1B1B1B1B1B1",
1263 
      INIT_3E => X"B3B3B3B3B3B3B3B3B3B3B3B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
1264 
      INIT_3F => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
1265 
      INIT_40 => X"B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B3B3B3B3B3",
1266 
      INIT_41 => X"B5B5B5B5B5B5B5B5B5B5B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4",
1267 
      INIT_42 => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5",
1268 
      INIT_43 => X"B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B5B5B5B5B5B5",
1269 
      INIT_44 => X"B7B7B7B7B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
1270 
      INIT_45 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7",
1271 
      INIT_46 => X"B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B7B7B7B7B7B7B7B7B7",
1272 
      INIT_47 => X"B9B9B9B9B9B9B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8",
1273 
      INIT_48 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
1274 
      INIT_49 => X"BABABABABABABABABABABABABABABABABABABABAB9B9B9B9B9B9B9B9B9B9B9B9",
1275 
      INIT_4A => X"BBBABABABABABABABABABABABABABABABABABABABABABABABABABABABABABABA",
1276 
      INIT_4B => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
1277 
      INIT_4C => X"BCBCBCBCBCBCBCBCBCBCBCBCBCBCBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
1278 
      INIT_4D => X"BCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBC",
1279 
      INIT_4E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBCBCBCBCBC",
1280 
      INIT_4F => X"BEBEBEBEBEBEBEBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
1281 
      INIT_50 => X"BEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBE",
1282 
      INIT_51 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBEBEBEBEBEBEBEBEBEBEBEBEBE",
1283 
      INIT_52 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF",
1284 
      INIT_53 => X"C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0BFBF",
1285 
      INIT_54 => X"C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0",
1286 
      INIT_55 => X"C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0",
1287 
      INIT_56 => X"C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C0C0C0C0C0C0C0C0C0C0C0C0",
1288 
      INIT_57 => X"C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1",
1289 
      INIT_58 => X"C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1",
1290 
      INIT_59 => X"C2C2C2C2C2C2C2C2C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1",
1291 
      INIT_5A => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
1292 
      INIT_5B => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
1293 
      INIT_5C => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
1294 
      INIT_5D => X"C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C2C2C2C2C2C2",
1295 
      INIT_5E => X"C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3",
1296 
      INIT_5F => X"C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3",
1297 
      INIT_60 => X"C4C4C4C4C4C4C4C4C4C4C4C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3",
1298 
      INIT_61 => X"C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4",
1299 
      INIT_62 => X"C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4",
1300 
      INIT_63 => X"C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4",
1301 
      INIT_64 => X"C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C4C4C4C4C4C4",
1302 
      INIT_65 => X"C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5",
1303 
      INIT_66 => X"C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5",
1304 
      INIT_67 => X"C6C6C6C6C6C6C6C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5",
1305 
      INIT_68 => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
1306 
      INIT_69 => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
1307 
      INIT_6A => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
1308 
      INIT_6B => X"C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
1309 
      INIT_6C => X"C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7",
1310 
      INIT_6D => X"C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7",
1311 
      INIT_6E => X"C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7",
1312 
      INIT_6F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C7C7C7C7C7",
1313 
      INIT_70 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
1314 
      INIT_71 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
1315 
      INIT_72 => X"C9C9C9C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
1316 
      INIT_73 => X"C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9",
1317 
      INIT_74 => X"C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9",
1318 
      INIT_75 => X"C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9",
1319 
      INIT_76 => X"CACACACACACACACAC9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9",
1320 
      INIT_77 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
1321 
      INIT_78 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
1322 
      INIT_79 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
1323 
      INIT_7A => X"CBCBCBCBCBCBCBCBCBCBCBCBCACACACACACACACACACACACACACACACACACACACA",
1324 
      INIT_7B => X"CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
1325 
      INIT_7C => X"CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
1326 
      INIT_7D => X"CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCB",
1327 
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
1328 
      INIT_FILE => "NONE",
1329 
      RAM_EXTENSION_A => "NONE",
1330 
      RAM_EXTENSION_B => "NONE",
1331 
      READ_WIDTH_A => 9,
1332 
      READ_WIDTH_B => 9,
1333 
      SIM_COLLISION_CHECK => "ALL",
1334 
      SIM_MODE => "SAFE",
1335 
      INIT_A => X"000000000",
1336 
      INIT_B => X"000000000",
1337 
      WRITE_MODE_A => "WRITE_FIRST",
1338 
      WRITE_MODE_B => "WRITE_FIRST",
1339 
      WRITE_WIDTH_A => 9,
1340 
      WRITE_WIDTH_B => 9,
1341 
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
1342 
    )
1343 
    port map (
1344 
      ENAU => BU2_N1,
1345 
      ENAL => BU2_N1,
1346 
      ENBU => BU2_doutb(0),
1347 
      ENBL => BU2_doutb(0),
1348 
      SSRAU => BU2_doutb(0),
1349 
      SSRAL => BU2_doutb(0),
1350 
      SSRBU => BU2_doutb(0),
1351 
      SSRBL => BU2_doutb(0),
1352 
      CLKAU => clka,
1353 
      CLKAL => clka,
1354 
      CLKBU => BU2_doutb(0),
1355 
      CLKBL => BU2_doutb(0),
1356 
      REGCLKAU => clka,
1357 
      REGCLKAL => clka,
1358 
      REGCLKBU => BU2_doutb(0),
1359 
      REGCLKBL => BU2_doutb(0),
1360 
      REGCEAU => BU2_doutb(0),
1361 
      REGCEAL => BU2_doutb(0),
1362 
      REGCEBU => BU2_doutb(0),
1363 
      REGCEBL => BU2_doutb(0),
1364 
      CASCADEINLATA => BU2_doutb(0),
1365 
      CASCADEINLATB => BU2_doutb(0),
1366 
      CASCADEINREGA => BU2_doutb(0),
1367 
      CASCADEINREGB => BU2_doutb(0),
1368 
      CASCADEOUTLATA => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTLATA_UNCONNECTED,
1369 
      CASCADEOUTLATB => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTLATB_UNCONNECTED,
1370 
      CASCADEOUTREGA => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTREGA_UNCONNECTED,
1371 
      CASCADEOUTREGB => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_CASCADEOUTREGB_UNCONNECTED,
1372 
      DIA(31) => BU2_doutb(0),
1373 
      DIA(30) => BU2_doutb(0),
1374 
      DIA(29) => BU2_doutb(0),
1375 
      DIA(28) => BU2_doutb(0),
1376 
      DIA(27) => BU2_doutb(0),
1377 
      DIA(26) => BU2_doutb(0),
1378 
      DIA(25) => BU2_doutb(0),
1379 
      DIA(24) => BU2_doutb(0),
1380 
      DIA(23) => BU2_doutb(0),
1381 
      DIA(22) => BU2_doutb(0),
1382 
      DIA(21) => BU2_doutb(0),
1383 
      DIA(20) => BU2_doutb(0),
1384 
      DIA(19) => BU2_doutb(0),
1385 
      DIA(18) => BU2_doutb(0),
1386 
      DIA(17) => BU2_doutb(0),
1387 
      DIA(16) => BU2_doutb(0),
1388 
      DIA(15) => BU2_doutb(0),
1389 
      DIA(14) => BU2_doutb(0),
1390 
      DIA(13) => BU2_doutb(0),
1391 
      DIA(12) => BU2_doutb(0),
1392 
      DIA(11) => BU2_doutb(0),
1393 
      DIA(10) => BU2_doutb(0),
1394 
      DIA(9) => BU2_doutb(0),
1395 
      DIA(8) => BU2_doutb(0),
1396 
      DIA(7) => BU2_doutb(0),
1397 
      DIA(6) => BU2_doutb(0),
1398 
      DIA(5) => BU2_doutb(0),
1399 
      DIA(4) => BU2_doutb(0),
1400 
      DIA(3) => BU2_doutb(0),
1401 
      DIA(2) => BU2_doutb(0),
1402 
      DIA(1) => BU2_doutb(0),
1403 
      DIA(0) => BU2_doutb(0),
1404 
      DIPA(3) => BU2_doutb(0),
1405 
      DIPA(2) => BU2_doutb(0),
1406 
      DIPA(1) => BU2_doutb(0),
1407 
      DIPA(0) => BU2_doutb(0),
1408 
      DIB(31) => BU2_doutb(0),
1409 
      DIB(30) => BU2_doutb(0),
1410 
      DIB(29) => BU2_doutb(0),
1411 
      DIB(28) => BU2_doutb(0),
1412 
      DIB(27) => BU2_doutb(0),
1413 
      DIB(26) => BU2_doutb(0),
1414 
      DIB(25) => BU2_doutb(0),
1415 
      DIB(24) => BU2_doutb(0),
1416 
      DIB(23) => BU2_doutb(0),
1417 
      DIB(22) => BU2_doutb(0),
1418 
      DIB(21) => BU2_doutb(0),
1419 
      DIB(20) => BU2_doutb(0),
1420 
      DIB(19) => BU2_doutb(0),
1421 
      DIB(18) => BU2_doutb(0),
1422 
      DIB(17) => BU2_doutb(0),
1423 
      DIB(16) => BU2_doutb(0),
1424 
      DIB(15) => BU2_doutb(0),
1425 
      DIB(14) => BU2_doutb(0),
1426 
      DIB(13) => BU2_doutb(0),
1427 
      DIB(12) => BU2_doutb(0),
1428 
      DIB(11) => BU2_doutb(0),
1429 
      DIB(10) => BU2_doutb(0),
1430 
      DIB(9) => BU2_doutb(0),
1431 
      DIB(8) => BU2_doutb(0),
1432 
      DIB(7) => BU2_doutb(0),
1433 
      DIB(6) => BU2_doutb(0),
1434 
      DIB(5) => BU2_doutb(0),
1435 
      DIB(4) => BU2_doutb(0),
1436 
      DIB(3) => BU2_doutb(0),
1437 
      DIB(2) => BU2_doutb(0),
1438 
      DIB(1) => BU2_doutb(0),
1439 
      DIB(0) => BU2_doutb(0),
1440 
      DIPB(3) => BU2_doutb(0),
1441 
      DIPB(2) => BU2_doutb(0),
1442 
      DIPB(1) => BU2_doutb(0),
1443 
      DIPB(0) => BU2_doutb(0),
1444 
      ADDRAL(15) => BU2_doutb(0),
1445 
      ADDRAL(14) => addra_2(11),
1446 
      ADDRAL(13) => addra_2(10),
1447 
      ADDRAL(12) => addra_2(9),
1448 
      ADDRAL(11) => addra_2(8),
1449 
      ADDRAL(10) => addra_2(7),
1450 
      ADDRAL(9) => addra_2(6),
1451 
      ADDRAL(8) => addra_2(5),
1452 
      ADDRAL(7) => addra_2(4),
1453 
      ADDRAL(6) => addra_2(3),
1454 
      ADDRAL(5) => addra_2(2),
1455 
      ADDRAL(4) => addra_2(1),
1456 
      ADDRAL(3) => addra_2(0),
1457 
      ADDRAL(2) => BU2_doutb(0),
1458 
      ADDRAL(1) => BU2_doutb(0),
1459 
      ADDRAL(0) => BU2_doutb(0),
1460 
      ADDRAU(14) => addra_2(11),
1461 
      ADDRAU(13) => addra_2(10),
1462 
      ADDRAU(12) => addra_2(9),
1463 
      ADDRAU(11) => addra_2(8),
1464 
      ADDRAU(10) => addra_2(7),
1465 
      ADDRAU(9) => addra_2(6),
1466 
      ADDRAU(8) => addra_2(5),
1467 
      ADDRAU(7) => addra_2(4),
1468 
      ADDRAU(6) => addra_2(3),
1469 
      ADDRAU(5) => addra_2(2),
1470 
      ADDRAU(4) => addra_2(1),
1471 
      ADDRAU(3) => addra_2(0),
1472 
      ADDRAU(2) => BU2_doutb(0),
1473 
      ADDRAU(1) => BU2_doutb(0),
1474 
      ADDRAU(0) => BU2_doutb(0),
1475 
      ADDRBL(15) => BU2_doutb(0),
1476 
      ADDRBL(14) => BU2_doutb(0),
1477 
      ADDRBL(13) => BU2_doutb(0),
1478 
      ADDRBL(12) => BU2_doutb(0),
1479 
      ADDRBL(11) => BU2_doutb(0),
1480 
      ADDRBL(10) => BU2_doutb(0),
1481 
      ADDRBL(9) => BU2_doutb(0),
1482 
      ADDRBL(8) => BU2_doutb(0),
1483 
      ADDRBL(7) => BU2_doutb(0),
1484 
      ADDRBL(6) => BU2_doutb(0),
1485 
      ADDRBL(5) => BU2_doutb(0),
1486 
      ADDRBL(4) => BU2_doutb(0),
1487 
      ADDRBL(3) => BU2_doutb(0),
1488 
      ADDRBL(2) => BU2_doutb(0),
1489 
      ADDRBL(1) => BU2_doutb(0),
1490 
      ADDRBL(0) => BU2_doutb(0),
1491 
      ADDRBU(14) => BU2_doutb(0),
1492 
      ADDRBU(13) => BU2_doutb(0),
1493 
      ADDRBU(12) => BU2_doutb(0),
1494 
      ADDRBU(11) => BU2_doutb(0),
1495 
      ADDRBU(10) => BU2_doutb(0),
1496 
      ADDRBU(9) => BU2_doutb(0),
1497 
      ADDRBU(8) => BU2_doutb(0),
1498 
      ADDRBU(7) => BU2_doutb(0),
1499 
      ADDRBU(6) => BU2_doutb(0),
1500 
      ADDRBU(5) => BU2_doutb(0),
1501 
      ADDRBU(4) => BU2_doutb(0),
1502 
      ADDRBU(3) => BU2_doutb(0),
1503 
      ADDRBU(2) => BU2_doutb(0),
1504 
      ADDRBU(1) => BU2_doutb(0),
1505 
      ADDRBU(0) => BU2_doutb(0),
1506 
      WEAU(3) => BU2_doutb(0),
1507 
      WEAU(2) => BU2_doutb(0),
1508 
      WEAU(1) => BU2_doutb(0),
1509 
      WEAU(0) => BU2_doutb(0),
1510 
      WEAL(3) => BU2_doutb(0),
1511 
      WEAL(2) => BU2_doutb(0),
1512 
      WEAL(1) => BU2_doutb(0),
1513 
      WEAL(0) => BU2_doutb(0),
1514 
      WEBU(7) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_7_UNCONNECTED,
1515 
      WEBU(6) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_6_UNCONNECTED,
1516 
      WEBU(5) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_5_UNCONNECTED,
1517 
      WEBU(4) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBU_4_UNCONNECTED,
1518 
      WEBU(3) => BU2_doutb(0),
1519 
      WEBU(2) => BU2_doutb(0),
1520 
      WEBU(1) => BU2_doutb(0),
1521 
      WEBU(0) => BU2_doutb(0),
1522 
      WEBL(7) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_7_UNCONNECTED,
1523 
      WEBL(6) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_6_UNCONNECTED,
1524 
      WEBL(5) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_5_UNCONNECTED,
1525 
      WEBL(4) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_WEBL_4_UNCONNECTED,
1526 
      WEBL(3) => BU2_doutb(0),
1527 
      WEBL(2) => BU2_doutb(0),
1528 
      WEBL(1) => BU2_doutb(0),
1529 
      WEBL(0) => BU2_doutb(0),
1530 
      DOA(31) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_31_UNCONNECTED,
1531 
      DOA(30) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_30_UNCONNECTED,
1532 
      DOA(29) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_29_UNCONNECTED,
1533 
      DOA(28) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_28_UNCONNECTED,
1534 
      DOA(27) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_27_UNCONNECTED,
1535 
      DOA(26) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_26_UNCONNECTED,
1536 
      DOA(25) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_25_UNCONNECTED,
1537 
      DOA(24) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_24_UNCONNECTED,
1538 
      DOA(23) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_23_UNCONNECTED,
1539 
      DOA(22) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_22_UNCONNECTED,
1540 
      DOA(21) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_21_UNCONNECTED,
1541 
      DOA(20) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_20_UNCONNECTED,
1542 
      DOA(19) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_19_UNCONNECTED,
1543 
      DOA(18) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_18_UNCONNECTED,
1544 
      DOA(17) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_17_UNCONNECTED,
1545 
      DOA(16) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_16_UNCONNECTED,
1546 
      DOA(15) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_15_UNCONNECTED,
1547 
      DOA(14) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_14_UNCONNECTED,
1548 
      DOA(13) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_13_UNCONNECTED,
1549 
      DOA(12) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_12_UNCONNECTED,
1550 
      DOA(11) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_11_UNCONNECTED,
1551 
      DOA(10) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_10_UNCONNECTED,
1552 
      DOA(9) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_9_UNCONNECTED,
1553 
      DOA(8) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOA_8_UNCONNECTED,
1554 
      DOA(7) => douta_3(25),
1555 
      DOA(6) => douta_3(24),
1556 
      DOA(5) => douta_3(23),
1557 
      DOA(4) => douta_3(22),
1558 
      DOA(3) => douta_3(21),
1559 
      DOA(2) => douta_3(20),
1560 
      DOA(1) => douta_3(19),
1561 
      DOA(0) => douta_3(18),
1562 
      DOPA(3) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_3_UNCONNECTED,
1563 
      DOPA(2) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_2_UNCONNECTED,
1564 
      DOPA(1) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPA_1_UNCONNECTED,
1565 
      DOPA(0) => douta_3(26),
1566 
      DOB(31) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_31_UNCONNECTED,
1567 
      DOB(30) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_30_UNCONNECTED,
1568 
      DOB(29) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_29_UNCONNECTED,
1569 
      DOB(28) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_28_UNCONNECTED,
1570 
      DOB(27) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_27_UNCONNECTED,
1571 
      DOB(26) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_26_UNCONNECTED,
1572 
      DOB(25) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_25_UNCONNECTED,
1573 
      DOB(24) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_24_UNCONNECTED,
1574 
      DOB(23) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_23_UNCONNECTED,
1575 
      DOB(22) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_22_UNCONNECTED,
1576 
      DOB(21) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_21_UNCONNECTED,
1577 
      DOB(20) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_20_UNCONNECTED,
1578 
      DOB(19) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_19_UNCONNECTED,
1579 
      DOB(18) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_18_UNCONNECTED,
1580 
      DOB(17) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_17_UNCONNECTED,
1581 
      DOB(16) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_16_UNCONNECTED,
1582 
      DOB(15) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_15_UNCONNECTED,
1583 
      DOB(14) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_14_UNCONNECTED,
1584 
      DOB(13) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_13_UNCONNECTED,
1585 
      DOB(12) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_12_UNCONNECTED,
1586 
      DOB(11) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_11_UNCONNECTED,
1587 
      DOB(10) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_10_UNCONNECTED,
1588 
      DOB(9) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_9_UNCONNECTED,
1589 
      DOB(8) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_8_UNCONNECTED,
1590 
      DOB(7) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_7_UNCONNECTED,
1591 
      DOB(6) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_6_UNCONNECTED,
1592 
      DOB(5) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_5_UNCONNECTED,
1593 
      DOB(4) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_4_UNCONNECTED,
1594 
      DOB(3) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_3_UNCONNECTED,
1595 
      DOB(2) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_2_UNCONNECTED,
1596 
      DOB(1) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_1_UNCONNECTED,
1597 
      DOB(0) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOB_0_UNCONNECTED,
1598 
      DOPB(3) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_3_UNCONNECTED,
1599 
      DOPB(2) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_2_UNCONNECTED,
1600 
      DOPB(1) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_1_UNCONNECTED,
1601 
      DOPB(0) => NLW_BU2_U0_blk_mem_generator_valid_cstr_ramloop_2_ram_r_v5_init_ram_SP_SINGLE_PRIM36_SP_DOPB_0_UNCONNECTED
1602 
    );
1603 
  BU2_XST_VCC : VCC
1604 
    port map (
1605 
      P => BU2_N1
1606 
    );
1607 
  BU2_XST_GND : GND
1608 
    port map (
1609 
      G => BU2_doutb(0)
1610 
    );
1611 
 
1612 
end STRUCTURE;
1613 
 
1614 
-- synthesis translate_on

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.