OpenCores
URL https://opencores.org/ocsvn/fp_log/fp_log/trunk

Subversion Repositories fp_log

[/] [fp_log/] [trunk/] [LAU/] [Virtex 5/] [DP-LAU/] [reg_32b_1c.xco] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 NikosAl
##############################################################
2
#
3
# Xilinx Core Generator version K.39
4
# Date: Tue Jun 23 11:23:32 2009
5
#
6
##############################################################
7
#
8
#  This file contains the customisation parameters for a
9
#  Xilinx CORE Generator IP GUI. It is strongly recommended
10
#  that you do not manually alter this file as it may cause
11
#  unexpected and unsupported behavior.
12
#
13
##############################################################
14
#
15
# BEGIN Project Options
16
SET addpads = False
17
SET asysymbol = False
18
SET busformat = BusFormatAngleBracketNotRipped
19
SET createndf = False
20
SET designentry = VHDL
21
SET device = xc5vsx95t
22
SET devicefamily = virtex5
23
SET flowvendor = Other
24
SET formalverification = False
25
SET foundationsym = False
26
SET implementationfiletype = Ngc
27
SET package = ff1136
28
SET removerpms = False
29
SET simulationfiles = Structural
30
SET speedgrade = -2
31
SET verilogsim = False
32
SET vhdlsim = True
33
# END Project Options
34
# BEGIN Select
35
SELECT RAM-based_Shift_Register family Xilinx,_Inc. 9.0
36
# END Select
37
# BEGIN Parameters
38
CSET aclr=false
39
CSET ainit=false
40
CSET aset=false
41
CSET asyncinitradix=2
42
CSET asyncinitval=00000000000000000000000000000000
43
CSET ce=false
44
CSET cepriority=Sync_Overrides_CE
45
CSET component_name=reg_32b_1c
46
CSET defaultdata=00000000000000000000000000000000
47
CSET defaultdataradix=2
48
CSET depth=1
49
CSET meminitfile=no_coe_file_loaded
50
CSET optgoal=Resources
51
CSET readmiffile=false
52
CSET reglastbit=true
53
CSET sclr=true
54
CSET shiftregtype=Fixed_Length
55
CSET sinit=false
56
CSET sset=false
57
CSET syncctrlpriority=Reset_Overrides_Set
58
CSET syncinitradix=2
59
CSET syncinitval=00000000000000000000000000000000
60
CSET width=32
61
# END Parameters
62
GENERATE
63
# CRC: afea3c0a
64
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.