Subversion Repositories fp_log

----------------------------------------------------------------------------------

-- Company: TUM - Technischen Universität München

-- Engineer: N.Alachiotis

-- 

-- Create Date:    11:08:46 06/24/2009 

-- Design Name: 

-- Module Name:    special_case_detector - Behavioral 

-- Project Name: 

-- Target Devices: 

-- Tool versions: 

-- Description: 

--

-- Dependencies: 

--

-- Revision: 

-- Revision 0.01 - File Created

-- Additional Comments: 

--

----------------------------------------------------------------------------------

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_ARITH.ALL;

use IEEE.STD_LOGIC_UNSIGNED.ALL;

---- Uncomment the following library declaration if instantiating

---- any Xilinx primitives in this code.

--library UNISIM;

--use UNISIM.VComponents.all;

entity special_case_detector is

    Port ( rst : in  STD_LOGIC;

           clk : in  STD_LOGIC;

           input_val : in  STD_LOGIC_VECTOR (63 downto 0);

                          special_val_sel : out STD_LOGIC;

                          output_special_val : out STD_LOGIC_VECTOR(31 downto 0));

end special_case_detector;

architecture Behavioral of special_case_detector is

component comp_eq_11ones is

  port (

    sclr : in STD_LOGIC := 'X';

    qa_eq_b : out STD_LOGIC;

    clk : in STD_LOGIC := 'X';

    a : in STD_LOGIC_VECTOR ( 10 downto 0 )

  );

end component;

component comp_eq_51zeros is

  port (

    sclr : in STD_LOGIC := 'X';

    qa_eq_b : out STD_LOGIC;

    clk : in STD_LOGIC := 'X';

    a : in STD_LOGIC_VECTOR ( 50 downto 0 )

  );

end component;

component reg_2b_1c is

  port (

    sclr : in STD_LOGIC := 'X';

    clk : in STD_LOGIC := 'X';

    d : in STD_LOGIC_VECTOR ( 1 downto 0 );

    q : out STD_LOGIC_VECTOR ( 1 downto 0 )

  );

end component;

component reg_3b_1c is

  port (

    sclr : in STD_LOGIC := 'X';

    clk : in STD_LOGIC := 'X';

    d : in STD_LOGIC_VECTOR ( 2 downto 0 );

    q : out STD_LOGIC_VECTOR ( 2 downto 0 )

  );

end component;

component reg_64b_1c is

  port (

    sclr : in STD_LOGIC := 'X';

    clk : in STD_LOGIC := 'X';

    d : in STD_LOGIC_VECTOR ( 63 downto 0 );

    q : out STD_LOGIC_VECTOR ( 63 downto 0 )

  );

end component;

component reg_1b_1c is

  port (

    sclr : in STD_LOGIC := 'X';

    clk : in STD_LOGIC := 'X';

    d : in STD_LOGIC_VECTOR ( 0 downto 0 );

    q : out STD_LOGIC_VECTOR ( 0 downto 0 )

  );

end component;

component comp_eq_000000000000 is

  port (

    sclr : in STD_LOGIC := 'X';

    qa_eq_b : out STD_LOGIC;

    clk : in STD_LOGIC := 'X';

    a : in STD_LOGIC_VECTOR ( 11 downto 0 )

  );

end component;

constant special_value_nan              : std_logic_vector(63 downto 0) :="0111111111111000000000000000000000000000000000000000000000000000";  -- conditions for NAN : input nan or sign 1

constant special_value_minus_inf : std_logic_vector(63 downto 0) :="1111111111110000000000000000000000000000000000000000000000000000";  -- input zero

constant special_value_inf                      : std_logic_vector(63 downto 0) :="0111111111110000000000000000000000000000000000000000000000000000";  -- input inf

signal eq_11ones , eq_52zeros : std_logic;

signal inputMSBsYA,

                 match_check_sig                ,

                 sp_case_0_NAN          ,

                 sp_case_1_minus_INF    ,

                 sp_case_2_INF                  ,

                 sp_case_NO                             : std_logic ;

signal sp_case_0_NAN_vec                                        ,

                 sp_case_1_minus_INF_vec                        ,

                 sp_case_2_INF_vec                                      ,

                 special_value_nan_checked              ,

                 special_value_minus_inf_checked        ,

                 special_value_inf_checked              ,

                 special_value_checked                          : std_logic_vector(63 downto 0);

signal tmp_2bit_signal , tmp_2bit_signal_reg: std_logic_vector(1 downto 0);

signal tmp_3bit_signal , tmp_3bit_signal_reg: std_logic_vector(2 downto 0);

signal sp_case_NO_1b_vec , sp_case_NO_1b_vec_reg : std_logic_vector(0 downto 0);

signal output_special_val_tmp : std_logic_vector(63 downto 0);

begin

-- Check for Special Values

comp_eq_11ones_port_map : comp_eq_11ones port map (rst,eq_11ones,clk,input_val(62 downto 52));

comp_eq_51zeros_port_map : comp_eq_51zeros port map (rst,eq_52zeros,clk,input_val(50 downto 0));

match_check_sig <= eq_11ones and eq_52zeros;

-- Check for zero input

comp_eq_000000000000_inputs_MSBS : comp_eq_000000000000 port map (rst,inputMSBsYA,clk,input_val(62 downto 51));

--Register 

tmp_2bit_signal(1)<=input_val(51);

tmp_2bit_signal(0)<=input_val(63);

reg_2b_1c_port_map: reg_2b_1c port map (rst,clk,tmp_2bit_signal,tmp_2bit_signal_reg);

--Check for the conditions

sp_case_0_NAN<= (match_check_sig and tmp_2bit_signal_reg(1)) or tmp_2bit_signal_reg(0);

sp_case_1_minus_INF<=eq_52zeros and inputMSBsYA;

sp_case_2_INF<= ((not tmp_2bit_signal_reg(0)) and match_check_sig and (not tmp_2bit_signal_reg(1)));

--Register for special case bits

tmp_3bit_signal(2)<=sp_case_0_NAN;

tmp_3bit_signal(1)<=sp_case_1_minus_INF;

tmp_3bit_signal(0)<=sp_case_2_INF;

reg_3b_1c_port_map: reg_3b_1c port map (rst,clk,tmp_3bit_signal,tmp_3bit_signal_reg);

-- Check Special case or not

sp_case_NO<=(tmp_3bit_signal_reg(2) or tmp_3bit_signal_reg(1) or tmp_3bit_signal_reg(0)); -- This is special case YES

-- Create special case output

sp_case_0_NAN_vec<=(others=>tmp_3bit_signal_reg(2));

sp_case_1_minus_INF_vec<=(others=>tmp_3bit_signal_reg(1));

sp_case_2_INF_vec<=(others=>tmp_3bit_signal_reg(0));

special_value_nan_checked<= special_value_nan and sp_case_0_NAN_vec;

special_value_minus_inf_checked<= special_value_minus_inf and sp_case_1_minus_INF_vec;

special_value_inf_checked<= special_value_inf and sp_case_2_INF_vec ;

special_value_checked<= special_value_nan_checked or special_value_minus_inf_checked or special_value_inf_checked ;

-- Registers 

sp_case_NO_1b_vec(0)<=sp_case_NO;

reg_1b_1c_port_map: reg_1b_1c port map (rst,clk,sp_case_NO_1b_vec,sp_case_NO_1b_vec_reg);

reg_64b_1c_port_map: reg_64b_1c port map (rst,clk,special_value_checked,output_special_val_tmp);

special_val_sel<=sp_case_NO_1b_vec_reg(0);

output_special_val(31 downto 30)<=output_special_val_tmp(63 downto 62);

output_special_val(29 downto 23)<=output_special_val_tmp(58 downto 52);

output_special_val(22 downto 0)<=output_special_val_tmp(51 downto 29);

end Behavioral;