OpenCores
URL https://opencores.org/ocsvn/fpga-cf/fpga-cf/trunk

Subversion Repositories fpga-cf

[/] [fpga-cf/] [trunk/] [examples/] [simple/] [simple.prj] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 peteralieb
verilog work "../../hdl/boardsupport/v5/rocketio_wrapper_gtp_tile.v"
2
verilog work "../../hdl/boardsupport/v5/rx_elastic_buffer.v"
3
verilog work "../../hdl/boardsupport/v5/rocketio_wrapper_gtp.v"
4
verilog work "../../hdl/PATLPP/shiftr/gensrl.v"
5
verilog work "../../hdl/PATLPP/microcodelogic/microcodesrc/microcodesrc.v"
6
verilog work "../../hdl/boardsupport/v5/v5_emac_v1_6.v"
7
verilog work "../../hdl/boardsupport/v5/tx_client_fifo_8.v"
8
verilog work "../../hdl/boardsupport/v5/rx_client_fifo_8.v"
9
verilog work "../../hdl/boardsupport/v5/gtp_dual_1000X.v"
10
verilog work "../../hdl/PATLPP/shiftr/shiftr.v"
11
verilog work "../../hdl/PATLPP/regfile/regfile.v"
12
verilog work "../../hdl/PATLPP/microcodelogic/microcodelogic.v"
13
verilog work "../../hdl/PATLPP/comparelogic/comparelogic.v"
14
verilog work "../../hdl/PATLPP/checksum/checksum.v"
15
verilog work "../../hdl/PATLPP/alunit/alunit.v"
16
verilog work "../../hdl/lpm/stopar/lpm_stopar.v"
17
verilog work "../../hdl/lpm/mux8/lpm_mux8.v"
18
verilog work "../../hdl/lpm/mux4/lpm_mux4.v"
19
verilog work "../../hdl/lpm/mux2/lpm_mux2.v"
20
verilog work "../../hdl/boardsupport/v5/v5_emac_v1_6_block.v"
21
verilog work "../../hdl/boardsupport/v5/eth_fifo_8.v"
22
verilog work "../../hdl/PATLPP/shiftr_bram/shiftr_bram.v"
23
verilog work "../../hdl/PATLPP/patlpp.v"
24
verilog work "../../hdl/port_register/port_register.v"
25
verilog work "../../hdl/boardsupport/v5/v5_emac_v1_6_locallink.v"
26
verilog work "../../hdl/channelif/channelif2.v"
27
verilog work "../../hdl/boardsupport/enetplatformv5.v"
28
verilog work "../../hdl/topv5_simple.v"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.