OpenCores
URL https://opencores.org/ocsvn/fpuvhdl/fpuvhdl/trunk

Subversion Repositories fpuvhdl

[/] [fpuvhdl/] [trunk/] [fpuvhdl/] [adder/] [fpswap_fpswap.vhd] - Blame information for rev 7

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 gmarcus
--
2
-- VHDL Architecture HAVOC.FPswap.FPswap
3
--
4
-- Created:
5
--          by - Guillermo
6
--          at - ITESM, 20:19:07 07/19/03
7
--
8
-- Generated by Mentor Graphics' HDL Designer(TM) 2002.1b (Build 7)
9
--
10
-- hds interface_start
11
LIBRARY ieee;
12
USE ieee.std_logic_1164.all;
13
USE ieee.std_logic_arith.all;
14
 
15
 
16
ENTITY FPswap IS
17
   GENERIC(
18
      width : integer := 29
19
   );
20
   PORT(
21
      A_in    : IN     std_logic_vector (width-1 DOWNTO 0);
22
      B_in    : IN     std_logic_vector (width-1 DOWNTO 0);
23
      swap_AB : IN     std_logic;
24
      A_out   : OUT    std_logic_vector (width-1 DOWNTO 0);
25
      B_out   : OUT    std_logic_vector (width-1 DOWNTO 0)
26
   );
27
 
28
-- Declarations
29
 
30
END FPswap ;
31
 
32
 
33
-- hds interface_end
34
ARCHITECTURE FPswap OF FPswap IS
35
BEGIN
36
 
37
PROCESS(A_in, B_in, swap_AB)
38
BEGIN
39
   IF (swap_AB='1') THEN
40
      A_out <= B_in;
41
      B_out <= A_in;
42
   ELSE
43
      A_out <= A_in;
44
      B_out <= B_in;
45
   END IF;
46
END PROCESS;
47
 
48
END FPswap;
49
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.