OpenCores
URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [positVerilog/] [posit.sv] - Blame information for rev 86

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 48 robfinch
// ============================================================================
2
//        __
3
//   \\__/ o\    (C) 2020  Robert Finch, Waterloo
4
//    \  __ /    All rights reserved.
5
//     \/_//     robfinch@finitron.ca
6
//       ||
7
//
8
//      posit.sv
9
//
10
// This source file is free software: you can redistribute it and/or modify
11
// it under the terms of the GNU Lesser General Public License as published
12
// by the Free Software Foundation, either version 3 of the License, or
13
// (at your option) any later version.
14
//
15
// This source file is distributed in the hope that it will be useful,
16
// but WITHOUT ANY WARRANTY; without even the implied warranty of
17
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
18
// GNU General Public License for more details.
19
//
20
// You should have received a copy of the GNU General Public License
21
// along with this program.  If not, see .
22
//
23
// ============================================================================
24
//
25
package posit;
26
 
27
`define PSTWID 32
28
 
29
parameter PSTWID = `PSTWID;
30
localparam es =
31
  PSTWID >= 80 ? 4 :
32
  PSTWID >= 64 ? 3 :
33
  PSTWID >= 52 ? 3 :
34
  PSTWID >= 40 ? 3 :
35
  PSTWID >= 32 ? 2 :
36
  PSTWID >= 24 ? 2 :
37
  PSTWID >= 16 ? 1 :
38
  PSTWID >= 8 ? 1 :
39
 
40
localparam rs = $clog2(PSTWID-1);
41
 
42
endpackage

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.