URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [verilog/] [fpZLUnit.v] - Blame information for rev 20

Go to most recent revision | Details | Compare with Previous | View Log


`timescale 1ns / 1ps
// ============================================================================
//        __
//   \\__/ o\    (C) 2007-2016  Robert Finch, Waterloo
//    \  __ /    All rights reserved.
//     \/_//     robfinch<remove>@finitron.ca
//       ||
//
//      fpZLUnit.v
//              - zero latency floating point unit
//              - instructions can execute in a single cycle without
//                a clock
//              - parameterized width
//              - IEEE 754 representation
//
//
// This source file is free software: you can redistribute it and/or modify 
// it under the terms of the GNU Lesser General Public License as published 
// by the Free Software Foundation, either version 3 of the License, or     
// (at your option) any later version.                                      
//                                                                          
// This source file is distributed in the hope that it will be useful,      
// but WITHOUT ANY WARRANTY; without even the implied warranty of           
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            
// GNU General Public License for more details.                             
//                                                                          
// You should have received a copy of the GNU General Public License        
// along with this program.  If not, see <http://www.gnu.org/licenses/>.    
//                                                                          
//      fabs    - get absolute value of number
//      fnabs   - get negative absolute value of number
//      fneg    - negate number
//      fmov    - copy input to output
//      fsign   - get sign of number (set number to +1,0, or -1)
//      fman    - get mantissa (set exponent to zero)
//  fcmp
//
// ============================================================================
 
`define FLOAT   6'h36
`define FMOV    6'h00
`define FNEG    6'h04
`define FABS    6'h05
`define FSIGN   6'h06
`define FMAN    6'h07
`define FNABS   6'h08
`define FCVTSQ  6'h0B
 
module fpZLUnit
#(parameter WID=32)
(
    input [31:0] ir,
        input [WID-1:0] a,
        input [WID-1:0] b,       // for fcmp
        output reg [WID-1:0] o,
        output nanx
);
localparam MSB = WID-1;
localparam EMSB = WID==128 ? 14 :
                  WID==96 ? 14 :
                  WID==80 ? 14 :
                  WID==64 ? 10 :
                                  WID==52 ? 10 :
                                  WID==48 ? 10 :
                                  WID==44 ? 10 :
                                  WID==42 ? 10 :
                                  WID==40 ?  9 :
                                  WID==32 ?  7 :
                                  WID==24 ?  6 : 4;
localparam FMSB = WID==128 ? 111 :
                  WID==96 ? 79 :
                  WID==80 ? 63 :
                  WID==64 ? 51 :
                                  WID==52 ? 39 :
                                  WID==48 ? 35 :
                                  WID==44 ? 31 :
                                  WID==42 ? 29 :
                                  WID==40 ? 28 :
                                  WID==32 ? 22 :
                                  WID==24 ? 15 : 9;
 
wire [5:0] op = ir[5:0];
wire [1:0] prec = ir[28:27];
wire [5:0] fn = ir[17:12];
wire [2:0] fn3 = ir[31:29];
 
wire [3:0] cmp_o;
 
fp_cmp_unit #(WID) u1 (.a(a), .b(b), .o(cmp_o), .nanx(nanx) );
wire [127:0] sq_o;
fcvtsq u2 (a, sq_o);
 
always @*
    case(op)
    `FLOAT:
        case(fn3)
        3'b000:
            case(fn)
            `FABS:   o <= {1'b0,a[WID-2:0]};        // fabs
            `FNABS:  o <= {1'b1,a[WID-2:0]};        // fnabs
            `FNEG:   o <= {~a[WID-1],a[WID-2:0]};   // fneg
            `FMOV:   o <= a;                        // fmov
            `FSIGN:  o <= (a[WID-2:0]==0) ? 0 : {a[WID-1],1'b0,{EMSB{1'b1}},{FMSB+1{1'b0}}};    // fsign
            `FMAN:   o <= {a[WID-1],1'b0,{EMSB{1'b1}},a[FMSB:0]};    // fman
            `FCVTSQ:    o <= sq_o;
            default: o <= 0;
            endcase
        // FCMP
        3'b001:  o <= cmp_o;
        endcase
        default:        o <= 0;
        endcase
 
endmodule

Line No.	Rev	Author	Line
1	9	robfinch	`timescale 1ns / 1ps
2			`// ============================================================================`
3			`// __`
4			`// \\__/ o\ (C) 2007-2016 Robert Finch, Waterloo`
5			`// \ __ / All rights reserved.`
6			`// \/_// robfinch<remove>@finitron.ca`
7			`// \|\|`
8			`//`
9			`// fpZLUnit.v`
10			`// - zero latency floating point unit`
11			`// - instructions can execute in a single cycle without`
12			`// a clock`
13			`// - parameterized width`
14			`// - IEEE 754 representation`
15			`//`
16			`//`
17			`// This source file is free software: you can redistribute it and/or modify`
18			`// it under the terms of the GNU Lesser General Public License as published`
19			`// by the Free Software Foundation, either version 3 of the License, or`
20			`// (at your option) any later version.`
21			`//`
22			`// This source file is distributed in the hope that it will be useful,`
23			`// but WITHOUT ANY WARRANTY; without even the implied warranty of`
24			`// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the`
25			`// GNU General Public License for more details.`
26			`//`
27			`// You should have received a copy of the GNU General Public License`
28			`// along with this program. If not, see <http://www.gnu.org/licenses/>.`
29			`//`
30			`// fabs - get absolute value of number`
31			`// fnabs - get negative absolute value of number`
32			`// fneg - negate number`
33			`// fmov - copy input to output`
34			`// fsign - get sign of number (set number to +1,0, or -1)`
35			`// fman - get mantissa (set exponent to zero)`
36			`// fcmp`
37			`//`
38			`// ============================================================================`
39
40			`define FLOAT 6'h36
41			`define FMOV 6'h00
42			`define FNEG 6'h04
43			`define FABS 6'h05
44			`define FSIGN 6'h06
45			`define FMAN 6'h07
46			`define FNABS 6'h08
47			`define FCVTSQ 6'h0B
48
49			`module fpZLUnit`
50			`#(parameter WID=32)`
51			`(`
52			`input [31:0] ir,`
53			`input [WID-1:0] a,`
54			`input [WID-1:0] b, // for fcmp`
55			`output reg [WID-1:0] o,`
56			`output nanx`
57			`);`
58			`localparam MSB = WID-1;`
59			`localparam EMSB = WID==128 ? 14 :`
60			`WID==96 ? 14 :`
61			`WID==80 ? 14 :`
62			`WID==64 ? 10 :`
63			`WID==52 ? 10 :`
64			`WID==48 ? 10 :`
65			`WID==44 ? 10 :`
66			`WID==42 ? 10 :`
67			`WID==40 ? 9 :`
68			`WID==32 ? 7 :`
69			`WID==24 ? 6 : 4;`
70			`localparam FMSB = WID==128 ? 111 :`
71			`WID==96 ? 79 :`
72			`WID==80 ? 63 :`
73			`WID==64 ? 51 :`
74			`WID==52 ? 39 :`
75			`WID==48 ? 35 :`
76			`WID==44 ? 31 :`
77			`WID==42 ? 29 :`
78			`WID==40 ? 28 :`
79			`WID==32 ? 22 :`
80			`WID==24 ? 15 : 9;`
81
82			`wire [5:0] op = ir[5:0];`
83			`wire [1:0] prec = ir[28:27];`
84			`wire [5:0] fn = ir[17:12];`
85			`wire [2:0] fn3 = ir[31:29];`
86
87			`wire [3:0] cmp_o;`
88
89			`fp_cmp_unit #(WID) u1 (.a(a), .b(b), .o(cmp_o), .nanx(nanx) );`
90			`wire [127:0] sq_o;`
91			`fcvtsq u2 (a, sq_o);`
92
93			`always @*`
94			`case(op)`
95			`FLOAT:
96			`case(fn3)`
97			`3'b000:`
98			`case(fn)`
99			`FABS: o <= {1'b0,a[WID-2:0]}; // fabs
100			`FNABS: o <= {1'b1,a[WID-2:0]}; // fnabs
101			`FNEG: o <= {~a[WID-1],a[WID-2:0]}; // fneg
102			`FMOV: o <= a; // fmov
103			`FSIGN: o <= (a[WID-2:0]==0) ? 0 : {a[WID-1],1'b0,{EMSB{1'b1}},{FMSB+1{1'b0}}}; // fsign
104			`FMAN: o <= {a[WID-1],1'b0,{EMSB{1'b1}},a[FMSB:0]}; // fman
105			`FCVTSQ: o <= sq_o;
106			`default: o <= 0;`
107			`endcase`
108			`// FCMP`
109			`3'b001: o <= cmp_o;`
110			`endcase`
111			`default: o <= 0;`
112			`endcase`
113
114			`endmodule`

Browse

Tools

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [verilog/] [fpZLUnit.v] - Blame information for rev 20