OpenCores
URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [verilog2/] [fpConfig.sv] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 29 robfinch
`timescale 1ns / 1ps
2
 
3
// ============================================================================
4
//        __
5
//   \\__/ o\    (C) 2019  Robert Finch, Waterloo
6
//    \  __ /    All rights reserved.
7
//     \/_//     robfinch@finitron.ca
8
//       ||
9
//
10
// This source file is free software: you can redistribute it and/or modify
11
// it under the terms of the GNU Lesser General Public License as published
12
// by the Free Software Foundation, either version 3 of the License, or
13
// (at your option) any later version.
14
//
15
// This source file is distributed in the hope that it will be useful,
16
// but WITHOUT ANY WARRANTY; without even the implied warranty of
17
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
18
// GNU General Public License for more details.
19
//
20
// You should have received a copy of the GNU General Public License
21
// along with this program.  If not, see .
22
//
23
// ============================================================================
24
 
25
// Uncomment the following to generate code with minimum latency.
26
// Minimum latency is zero meaning all the clock edges are removed and
27
// calculations are performed in one long clock cycle. This will result in
28
// the maximum clock rate being really low.
29
 
30
//`define MIN_LATENCY           1'b1
31
 
32
// Number of bits extra beyond specified FPWIDth for calculation results
33
// should be a multiple of four
34
`define EXTRA_BITS              0
35
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.