OpenCores
URL https://opencores.org/ocsvn/funbase_ip_library/funbase_ip_library/trunk

Subversion Repositories funbase_ip_library

[/] [funbase_ip_library/] [trunk/] [TUT/] [ip.hwp.communication/] [n2h2/] [1.0/] [tb/] [blocks/] [wave_tb_n2h2_tx_fo.do] - Blame information for rev 145

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 145 lanttu
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate /tb_n2h2_tx/test_ctrl_r
4
add wave -noupdate /tb_n2h2_tx/test_case_ctrl_r
5
add wave -noupdate -divider {TB configures DMA tx}
6
add wave -noupdate /tb_n2h2_tx/clk
7
add wave -noupdate /tb_n2h2_tx/rst_n
8
add wave -noupdate /tb_n2h2_tx/tx_status_duv_tb
9
add wave -noupdate /tb_n2h2_tx/tx_irq_tb_duv
10
add wave -noupdate /tb_n2h2_tx/amount_tb_duv
11
add wave -noupdate /tb_n2h2_tx/dpram_addr_tb_duv
12
add wave -noupdate -radix unsigned /tb_n2h2_tx/hibi_addr_tb_duv
13
add wave -noupdate -radix unsigned /tb_n2h2_tx/comm_tb_duv
14
add wave -noupdate -divider {Mem <-> DMA tx}
15
add wave -noupdate /tb_n2h2_tx/clk
16
add wave -noupdate /tb_n2h2_tx/avalon_read_duv_tb
17
add wave -noupdate -radix unsigned /tb_n2h2_tx/avalon_addr_duv_tb
18
add wave -noupdate -radix unsigned /tb_n2h2_tx/avalon_vec_readdata_tb_duv
19
add wave -noupdate /tb_n2h2_tx/avalon_waitrequest_tb_duv
20
add wave -noupdate /tb_n2h2_tx/avalon_readdatavalid_tb_duv
21
add wave -noupdate /tb_n2h2_tx/clk2
22
add wave -noupdate -divider {DMA tx -> Hibi}
23
add wave -noupdate /tb_n2h2_tx/clk
24
add wave -noupdate /tb_n2h2_tx/hibi_av_duv_tb
25
add wave -noupdate /tb_n2h2_tx/hibi_data_duv_tb
26
add wave -noupdate -radix unsigned /tb_n2h2_tx/hibi_comm_duv_tb
27
add wave -noupdate /tb_n2h2_tx/hibi_we_duv_tb
28
add wave -noupdate /tb_n2h2_tx/hibi_full_tb_duv
29
add wave -noupdate -divider {TB signals}
30
add wave -noupdate /tb_n2h2_tx/counter_r
31
add wave -noupdate /tb_n2h2_tx/new_hibi_addr_r
32
add wave -noupdate /tb_n2h2_tx/new_amount_r
33
add wave -noupdate /tb_n2h2_tx/new_dpram_addr_r
34
add wave -noupdate /tb_n2h2_tx/global_hibi_addr_r
35
add wave -noupdate /tb_n2h2_tx/global_amount_r
36
add wave -noupdate /tb_n2h2_tx/global_comm_r
37
add wave -noupdate /tb_n2h2_tx/global_dpram_addr
38
add wave -noupdate /tb_n2h2_tx/avalon_data_counter_r
39
add wave -noupdate /tb_n2h2_tx/avalon_addr_counter_r
40
add wave -noupdate /tb_n2h2_tx/avalon_amount
41
add wave -noupdate /tb_n2h2_tx/avalon_addr_sent
42
add wave -noupdate /tb_n2h2_tx/avalon_last_addr
43
add wave -noupdate /tb_n2h2_tx/hibi_addr_came
44
add wave -noupdate /tb_n2h2_tx/hibi_data_counter_r
45
add wave -noupdate /tb_n2h2_tx/hibi_amount
46
add wave -noupdate -divider DUT
47
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/clk
48
add wave -noupdate -radix unsigned /tb_n2h2_tx/n2h2_tx_1/tx_hibi_addr_in
49
add wave -noupdate -radix unsigned /tb_n2h2_tx/n2h2_tx_1/tx_ram_addr_in
50
add wave -noupdate -radix unsigned /tb_n2h2_tx/n2h2_tx_1/tx_amount_in
51
add wave -noupdate -radix unsigned /tb_n2h2_tx/n2h2_tx_1/tx_comm_in
52
add wave -noupdate -radix unsigned /tb_n2h2_tx/n2h2_tx_1/avalon_addr_out
53
add wave -noupdate -radix unsigned /tb_n2h2_tx/n2h2_tx_1/avalon_readdata_in
54
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/hibi_av_out
55
add wave -noupdate -radix unsigned /tb_n2h2_tx/n2h2_tx_1/hibi_data_out
56
add wave -noupdate -radix unsigned /tb_n2h2_tx/n2h2_tx_1/hibi_comm_out
57
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/hibi_we_out
58
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/tx_status_done_out
59
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/clk
60
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/control_r
61
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/addr_cnt_en_r
62
add wave -noupdate -radix unsigned /tb_n2h2_tx/n2h2_tx_1/addr_cnt_value_r
63
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/addr_cnt_load_r
64
add wave -noupdate -radix unsigned /tb_n2h2_tx/n2h2_tx_1/addr_r
65
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/amount_cnt_en_r
66
add wave -noupdate -radix unsigned /tb_n2h2_tx/n2h2_tx_1/amount_cnt_value_r
67
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/amount_cnt_load_r
68
add wave -noupdate -radix unsigned /tb_n2h2_tx/n2h2_tx_1/amount_r
69
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/addr_amount_eq
70
add wave -noupdate -radix unsigned /tb_n2h2_tx/n2h2_tx_1/addr_to_stop_r
71
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/avalon_re_r
72
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/start_re_r
73
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/hibi_write_addr_r
74
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/data_src_sel
75
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/hibi_we_r
76
add wave -noupdate /tb_n2h2_tx/n2h2_tx_1/hibi_stop_we_r
77
add wave -noupdate -divider {Dut ends}
78
TreeUpdate [SetDefaultTree]
79
WaveRestoreCursors {{Cursor 1} {1103 ns} 0}
80
configure wave -namecolwidth 211
81
configure wave -valuecolwidth 100
82
configure wave -justifyvalue left
83
configure wave -signalnamewidth 1
84
configure wave -snapdistance 10
85
configure wave -datasetprefix 0
86
configure wave -rowmargin 4
87
configure wave -childrowmargin 2
88
configure wave -gridoffset 0
89
configure wave -gridperiod 1
90
configure wave -griddelta 40
91
configure wave -timeline 0
92
configure wave -timelineunits ms
93
update
94
WaveRestoreZoom {0 ns} {2036 ns}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.