URL https://opencores.org/ocsvn/funbase_ip_library/funbase_ip_library/trunk

Subversion Repositories funbase_ip_library

[/] [funbase_ip_library/] [trunk/] [TUT/] [ip.hwp.interface/] [reset/] [1.0/] [ip_xact/] [rst_gen.1.0.xml] - Blame information for rev 183

Go to most recent revision | Details | Compare with Previous | View Log





        TUT
        ip.hwp.interface
        rst_gen
        1.0
        Simple active-low reset signal generator dor simulation
        
                
                        Generated_reset
                        
                        
                        
                        false
                        
                                
                                        
                                                RESETn
                                                
                                                        0
                                                        0
                                                
                                        
                                        
                                                rst_n_out
                                                
                                                        0
                                                        0
                                                
                                        
                                
                        
                        8
                        little
                
        
        
                
                        
                                rtl
                                VHDL::Not
                                
                                        behavioral
                                
                        
                
                
                        
                                rst_n_out
                                
                                        out
                                
                        
                
                
                        
                                active_period_ns_g
                                100
                        
                
        
        
                
                        behavioral
                        
                                ../vhd/rst_gen.vhd
                                vhdlSource
                                false
                                work
                                
                                        false
                                
                        
                        
                                vhdlSource
                                vcom
                                false
                        
                
        
        
                
                        
                                IP
                                HW
                                Template
                        
                
        


Line No.	Rev	Author	Line
1	145	lanttu
2
3
4			`TUT`
5			`ip.hwp.interface`
6			`rst_gen`
7			`1.0`
8			`Simple active-low reset signal generator dor simulation`
9
10
11			`Generated_reset`
12
13
14
15			`false`
16
17
18
19			`RESETn`
20
21			`0`
22			`0`
23
24
25
26			`rst_n_out`
27
28			`0`
29			`0`
30
31
32
33
34			`8`
35			`little`
36
37
38
39
40
41			`rtl`
42			`VHDL::Not`
43
44			`behavioral`
45
46
47
48
49
50			`rst_n_out`
51
52			`out`
53
54
55
56
57
58			`active_period_ns_g`
59			`100`
60
61
62
63
64
65			`behavioral`
66
67			`../vhd/rst_gen.vhd`
68			`vhdlSource`
69			`false`
70			`work`
71
72			`false`
73
74
75
76			`vhdlSource`
77			`vcom`
78			`false`
79
80
81
82
83
84
85			`IP`
86			`HW`
87			`Template`
88
89
90
91

Browse

Tools

Subversion Repositories funbase_ip_library

[/] [funbase_ip_library/] [trunk/] [TUT/] [ip.hwp.interface/] [reset/] [1.0/] [ip_xact/] [rst_gen.1.0.xml] - Blame information for rev 183