OpenCores
URL https://opencores.org/ocsvn/funbase_ip_library/funbase_ip_library/trunk

Subversion Repositories funbase_ip_library

[/] [funbase_ip_library/] [trunk/] [TUT/] [soc/] [altera_de_II_demo/] [1.0/] [sim/] [compile_all.do] - Blame information for rev 145

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 145 lanttu
# Script compiles all vhdl-files and generates a makefile for them
2
# This script is tested for Modelsim version 6.6a
3
 
4
.main clear
5
 
6
echo " Generating libraries for files"
7
 
8
echo "Processing component TUT:ip.hwp.accelerator:port_blinker:1.0"
9
echo "Processing file set hdlSources of component TUT:ip.hwp.accelerator:port_blinker:1.0."
10
echo " Adding library work"
11
vlib work
12
vcom -quiet -check_synthesis D:/user/ege/Svn/daci_ip/trunk/ip.hwp.accelerator/port_blinker/1.0/vhd/port_blinker.vhd
13
 
14
echo "Processing component TUT:ip.hwp.accelerator:sig_gen:1.0"
15
echo "Processing file set hdlSources of component TUT:ip.hwp.accelerator:sig_gen:1.0."
16
vcom -quiet -check_synthesis D:/user/ege/Svn/daci_ip/trunk/ip.hwp.accelerator/sig_gen/1.0/vhd/sig_gen.vhd
17
 
18
echo "Processing component TUT:soc:altera_de_II_demo:1.0"
19
echo "Processing file set vhdlSource of component TUT:soc:altera_de_II_demo:1.0."
20
echo " Adding library soc"
21
vlib soc
22
vcom -quiet -check_synthesis -work work D:/user/ege/Svn/daci_ip/trunk/soc/altera_de_II_demo/1.0/vhd/altera_de_II_demo.vhd
23
 
24
echo " Creating a new Makefile"
25
 
26
# remove the old makefile
27
rm -f Makefile
28
vmake work > Makefile
29
echo " Script has been executed "

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.