OpenCores
URL https://opencores.org/ocsvn/funbase_ip_library/funbase_ip_library/trunk

Subversion Repositories funbase_ip_library

[/] [funbase_ip_library/] [trunk/] [TUT/] [soc/] [led_fh_crossbar_example/] [1.0/] [sim/] [sim.do] - Blame information for rev 145

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 145 lanttu 
#
2 
# Run simulation in Modelsim.
3 
# Very simple stimulus, just toggle the switches
4 
# few times and that's it.
5 
#
6 
 
7 
.main clear
8 
 
9 
#restart -f
10 
vsim work.led_fh_crossbar_example
11 
add wave *
12 
 
13 
# Initialize evertyhing
14 
force /clk 1 0, 0 10 -repeat 20
15 
force /rst_n 0 0, 1 100
16 
 
17 
force /switch_0_in 0 0
18 
force /switch_1_in 0 0
19 
force /switch_2_in 0 0
20 
force /switch_3_in 0 0
21 
force /switch_4_in 0 0
22 
force /switch_5_in 0 0
23 
force /switch_6_in 0 0
24 
force /switch_7_in 0 0
25 
run 1000
26 
 
27 
 
28 
# Switches 0,1,2,3
29 
force /switch_0_in 1 0, 0 500
30 
run 1200
31 
force /switch_0_in 1 0, 0 500
32 
run 1200
33 
 
34 
force /switch_1_in 1 0, 0 500
35 
run 1200
36 
force /switch_1_in 1 0, 0 500
37 
run 1200
38 
 
39 
force /switch_2_in 1 0, 0 500
40 
run 1200
41 
force /switch_2_in 1 0, 0 500
42 
run 1200
43 
 
44 
force /switch_3_in 1 0, 0 500
45 
run 1200
46 
force /switch_3_in 1 0, 0 500
47 
run 1200
48 
 
49 
 
50 
# Switches 4, 5, 6, 7
51 
force /switch_4_in 1 0, 0 500
52 
run 2000
53 
force /switch_4_in 1 0, 0 1500
54 
run 2000
55 
 
56 
force /switch_5_in 1 0, 0 1500
57 
run 2000
58 
force /switch_5_in 1 0, 0 1500
59 
run 2000
60 
 
61 
force /switch_6_in 1 0, 0 1500
62 
run 2000
63 
force /switch_6_in 1 0, 0 1500
64 
run 2000
65 
 
66 
force /switch_7_in 1 0, 0 1500
67 
run 2000
68 
force /switch_7_in 1 0, 0 1500
69 
run 2000
70 
 
71 
 
72 
# Switches 0 and 4 at the same time
73 
force /switch_0_in 1 0, 0 500
74 
force /switch_4_in 1 0, 0 500
75 
run 2000
76 
force /switch_0_in 1 0, 0 500
77 
force /switch_4_in 1 0, 0 500
78 
run 2000

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.