OpenCores
URL https://opencores.org/ocsvn/fwrisc/fwrisc/trunk

Subversion Repositories fwrisc

[/] [fwrisc/] [trunk/] [ve/] [fwrisc/] [tests/] [riscv-compliance/] [riscv-test-suite/] [rv32ud/] [src/] [ldst.S] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mballance
# See LICENSE for license details.
2
 
3
#*****************************************************************************
4
# ldst.S
5
#-----------------------------------------------------------------------------
6
#
7
# This test verifies that flw, fld, fsw, and fsd work properly.
8
#
9
 
10
#include "riscv_test.h"
11
#include "compliance_test.h"
12
#include "compliance_io.h"
13
#include "aw_test_macros.h"
14
 
15
RVTEST_RV32UF
16
RVTEST_CODE_BEGIN
17
 
18
  la s0, tdat
19
  TEST_CASE_D32(2, a0, a1, 0x40000000bf800000, fld f2, 0(s0); fsd f2, 16(s0); lw a0, 16(s0); lw a1, 20(s0))
20
  TEST_CASE_D32(3, a0, a1, 0x40000000bf800000, fld f2, 0(s0); fsw f2, 16(s0); lw a0, 16(s0); lw a1, 20(s0))
21
  TEST_CASE_D32(4, a0, a1, 0x40000000bf800000, flw f2, 0(s0); fsw f2, 16(s0); lw a0, 16(s0); lw a1, 20(s0))
22
  TEST_CASE_D32(5, a0, a1, 0xc080000040400000, fld f2, 8(s0); fsd f2, 16(s0); lw a0, 16(s0); lw a1, 20(s0))
23
  TEST_CASE_D32(6, a0, a1, 0xffffffff40400000, flw f2, 8(s0); fsd f2, 16(s0); lw a0, 16(s0); lw a1, 20(s0))
24
 
25
  # show finished.
26
  li  TESTNUM, 7;
27
  SWSIG (7, TESTNUM);
28
 
29
  TEST_PASSFAIL
30
 
31
RVTEST_CODE_END
32
 
33
  .data
34
 
35
  TEST_DATA
36
 
37
tdat:
38
.word 0xbf800000
39
.word 0x40000000
40
.word 0x40400000
41
.word 0xc0800000
42
.word 0xdeadbeef
43
.word 0xcafebabe
44
.word 0xabad1dea
45
.word 0x1337d00d
46
 
47
RV_COMPLIANCE_DATA_BEGIN
48
test_res:
49
    .fill 40, 4, -1
50
RV_COMPLIANCE_DATA_END
51
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.