OpenCores
URL https://opencores.org/ocsvn/fwrisc/fwrisc/trunk

Subversion Repositories fwrisc

[/] [fwrisc/] [trunk/] [ve/] [fwrisc/] [tests/] [riscv-compliance/] [riscv-test-suite/] [rv32ui/] [rv64ui/] [addi.S] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mballance
# See LICENSE for license details.
2
 
3
#*****************************************************************************
4
# addi.S
5
#-----------------------------------------------------------------------------
6
#
7
# Test addi instruction.
8
#
9
 
10
#include "riscv_test.h"
11
#include "compliance_test.h"
12
#include "compliance_io.h"
13
#include "aw_test_macros.h"
14
 
15
 
16
RVTEST_RV64U
17
RVTEST_CODE_BEGIN
18
 
19
  #-------------------------------------------------------------
20
  # Arithmetic tests
21
  #-------------------------------------------------------------
22
 
23
  TEST_IMM_OP( 2,  addi, 0x00000000, 0x00000000, 0x000 );
24
  TEST_IMM_OP( 3,  addi, 0x00000002, 0x00000001, 0x001 );
25
  TEST_IMM_OP( 4,  addi, 0x0000000a, 0x00000003, 0x007 );
26
 
27
  TEST_IMM_OP( 5,  addi, 0xfffffffffffff800, 0x0000000000000000, 0x800 );
28
  TEST_IMM_OP( 6,  addi, 0xffffffff80000000, 0xffffffff80000000, 0x000 );
29
  TEST_IMM_OP( 7,  addi, 0xffffffff7ffff800, 0xffffffff80000000, 0x800 );
30
 
31
  TEST_IMM_OP( 8,  addi, 0x00000000000007ff, 0x00000000, 0x7ff );
32
  TEST_IMM_OP( 9,  addi, 0x000000007fffffff, 0x7fffffff, 0x000 );
33
  TEST_IMM_OP( 10, addi, 0x00000000800007fe, 0x7fffffff, 0x7ff );
34
 
35
  TEST_IMM_OP( 11, addi, 0xffffffff800007ff, 0xffffffff80000000, 0x7ff );
36
  TEST_IMM_OP( 12, addi, 0x000000007ffff7ff, 0x000000007fffffff, 0x800 );
37
 
38
  TEST_IMM_OP( 13, addi, 0xffffffffffffffff, 0x0000000000000000, 0xfff );
39
  TEST_IMM_OP( 14, addi, 0x0000000000000000, 0xffffffffffffffff, 0x001 );
40
  TEST_IMM_OP( 15, addi, 0xfffffffffffffffe, 0xffffffffffffffff, 0xfff );
41
 
42
  TEST_IMM_OP( 16, addi, 0x0000000080000000, 0x7fffffff, 0x001 );
43
 
44
  #-------------------------------------------------------------
45
  # Source/Destination tests
46
  #-------------------------------------------------------------
47
 
48
  TEST_IMM_SRC1_EQ_DEST( 17, addi, 24, 13, 11 );
49
 
50
  #-------------------------------------------------------------
51
  # Bypassing tests
52
  #-------------------------------------------------------------
53
 
54
  TEST_IMM_DEST_BYPASS( 18, 0, addi, 24, 13, 11 );
55
  TEST_IMM_DEST_BYPASS( 19, 1, addi, 23, 13, 10 );
56
  TEST_IMM_DEST_BYPASS( 20, 2, addi, 22, 13,  9 );
57
 
58
  TEST_IMM_SRC1_BYPASS( 21, 0, addi, 24, 13, 11 );
59
  TEST_IMM_SRC1_BYPASS( 22, 1, addi, 23, 13, 10 );
60
  TEST_IMM_SRC1_BYPASS( 23, 2, addi, 22, 13,  9 );
61
 
62
  TEST_IMM_ZEROSRC1( 24, addi, 32, 32 );
63
  TEST_IMM_ZERODEST( 25, addi, 33, 50 );
64
 
65
  TEST_PASSFAIL
66
 
67
RVTEST_CODE_END
68
 
69
  .data
70
RV_COMPLIANCE_DATA_BEGIN
71
test_res:
72
    .fill 30, 4, -1
73
RV_COMPLIANCE_DATA_END
74
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.