| 1 |
2 |
mballance |
# See LICENSE for license details.
|
| 2 |
|
|
|
| 3 |
|
|
#*****************************************************************************
|
| 4 |
|
|
# sraiw.S
|
| 5 |
|
|
#-----------------------------------------------------------------------------
|
| 6 |
|
|
#
|
| 7 |
|
|
# Test sraiw instruction.
|
| 8 |
|
|
#
|
| 9 |
|
|
|
| 10 |
|
|
#include "riscv_test.h"
|
| 11 |
|
|
#include "test_macros.h"
|
| 12 |
|
|
|
| 13 |
|
|
RVTEST_RV64U
|
| 14 |
|
|
RVTEST_CODE_BEGIN
|
| 15 |
|
|
|
| 16 |
|
|
#-------------------------------------------------------------
|
| 17 |
|
|
# Arithmetic tests
|
| 18 |
|
|
#-------------------------------------------------------------
|
| 19 |
|
|
|
| 20 |
|
|
TEST_IMM_OP( 2, sraiw, 0xffffffff80000000, 0xffffffff80000000, 0 );
|
| 21 |
|
|
TEST_IMM_OP( 3, sraiw, 0xffffffffc0000000, 0xffffffff80000000, 1 );
|
| 22 |
|
|
TEST_IMM_OP( 4, sraiw, 0xffffffffff000000, 0xffffffff80000000, 7 );
|
| 23 |
|
|
TEST_IMM_OP( 5, sraiw, 0xfffffffffffe0000, 0xffffffff80000000, 14 );
|
| 24 |
|
|
TEST_IMM_OP( 6, sraiw, 0xffffffffffffffff, 0xffffffff80000001, 31 );
|
| 25 |
|
|
|
| 26 |
|
|
TEST_IMM_OP( 7, sraiw, 0x000000007fffffff, 0x000000007fffffff, 0 );
|
| 27 |
|
|
TEST_IMM_OP( 8, sraiw, 0x000000003fffffff, 0x000000007fffffff, 1 );
|
| 28 |
|
|
TEST_IMM_OP( 9, sraiw, 0x0000000000ffffff, 0x000000007fffffff, 7 );
|
| 29 |
|
|
TEST_IMM_OP( 10, sraiw, 0x000000000001ffff, 0x000000007fffffff, 14 );
|
| 30 |
|
|
TEST_IMM_OP( 11, sraiw, 0x0000000000000000, 0x000000007fffffff, 31 );
|
| 31 |
|
|
|
| 32 |
|
|
TEST_IMM_OP( 12, sraiw, 0xffffffff81818181, 0xffffffff81818181, 0 );
|
| 33 |
|
|
TEST_IMM_OP( 13, sraiw, 0xffffffffc0c0c0c0, 0xffffffff81818181, 1 );
|
| 34 |
|
|
TEST_IMM_OP( 14, sraiw, 0xffffffffff030303, 0xffffffff81818181, 7 );
|
| 35 |
|
|
TEST_IMM_OP( 15, sraiw, 0xfffffffffffe0606, 0xffffffff81818181, 14 );
|
| 36 |
|
|
TEST_IMM_OP( 16, sraiw, 0xffffffffffffffff, 0xffffffff81818181, 31 );
|
| 37 |
|
|
|
| 38 |
|
|
# Verify that shifts ignore top 32 (using true 64-bit values)
|
| 39 |
|
|
|
| 40 |
|
|
TEST_IMM_OP( 44, sraiw, 0x0000000012345678, 0xffffffff12345678, 0 );
|
| 41 |
|
|
TEST_IMM_OP( 45, sraiw, 0x0000000001234567, 0xffffffff12345678, 4 );
|
| 42 |
|
|
TEST_IMM_OP( 46, sraiw, 0xffffffff92345678, 0x0000000092345678, 0 );
|
| 43 |
|
|
TEST_IMM_OP( 47, sraiw, 0xfffffffff9234567, 0x0000000092345678, 4 );
|
| 44 |
|
|
|
| 45 |
|
|
#-------------------------------------------------------------
|
| 46 |
|
|
# Source/Destination tests
|
| 47 |
|
|
#-------------------------------------------------------------
|
| 48 |
|
|
|
| 49 |
|
|
TEST_IMM_SRC1_EQ_DEST( 17, sraiw, 0xffffffffff000000, 0xffffffff80000000, 7 );
|
| 50 |
|
|
|
| 51 |
|
|
#-------------------------------------------------------------
|
| 52 |
|
|
# Bypassing tests
|
| 53 |
|
|
#-------------------------------------------------------------
|
| 54 |
|
|
|
| 55 |
|
|
TEST_IMM_DEST_BYPASS( 18, 0, sraiw, 0xffffffffff000000, 0xffffffff80000000, 7 );
|
| 56 |
|
|
TEST_IMM_DEST_BYPASS( 19, 1, sraiw, 0xfffffffffffe0000, 0xffffffff80000000, 14 );
|
| 57 |
|
|
TEST_IMM_DEST_BYPASS( 20, 2, sraiw, 0xffffffffffffffff, 0xffffffff80000001, 31 );
|
| 58 |
|
|
|
| 59 |
|
|
TEST_IMM_SRC1_BYPASS( 21, 0, sraiw, 0xffffffffff000000, 0xffffffff80000000, 7 );
|
| 60 |
|
|
TEST_IMM_SRC1_BYPASS( 22, 1, sraiw, 0xfffffffffffe0000, 0xffffffff80000000, 14 );
|
| 61 |
|
|
TEST_IMM_SRC1_BYPASS( 23, 2, sraiw, 0xffffffffffffffff, 0xffffffff80000001, 31 );
|
| 62 |
|
|
|
| 63 |
|
|
TEST_IMM_ZEROSRC1( 24, sraiw, 0, 31 );
|
| 64 |
|
|
TEST_IMM_ZERODEST( 25, sraiw, 31, 28 );
|
| 65 |
|
|
|
| 66 |
|
|
TEST_IMM_OP( 26, sraiw, 0x0000000000000000, 0x00e0000000000000, 28)
|
| 67 |
|
|
TEST_IMM_OP( 27, sraiw, 0xffffffffff000000, 0x00000000f0000000, 4)
|
| 68 |
|
|
|
| 69 |
|
|
TEST_PASSFAIL
|
| 70 |
|
|
|
| 71 |
|
|
RVTEST_CODE_END
|
| 72 |
|
|
|
| 73 |
|
|
.data
|
| 74 |
|
|
RVTEST_DATA_BEGIN
|
| 75 |
|
|
|
| 76 |
|
|
TEST_DATA
|
| 77 |
|
|
|
| 78 |
|
|
RVTEST_DATA_END
|
