URL
https://opencores.org/ocsvn/gecko3/gecko3/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
9 |
nussgipfel |
#
|
2 |
|
|
# README -- the short version
|
3 |
|
|
#
|
4 |
|
|
|
5 |
|
|
The top level makefile handles the host code and FX2 firmware.
|
6 |
|
|
|
7 |
|
|
Besides the normal gcc suite and all the auto tools, you'll need
|
8 |
|
|
the SDCC free C compiler to build the firmware. You MUST
|
9 |
|
|
USE VERSION 2.4.0 or VERSION 2.5.0 due to some problems with variable
|
10 |
|
|
initialization. http://sdcc.sourceforge.net
|
11 |
|
|
|
12 |
|
|
|
13 |
|
|
The high level interface to the USRP using our standard FPGA bitstram
|
14 |
|
|
is contained in usrp/host/lib/usrp_standard.h
|
15 |
|
|
|
16 |
|
|
If you've got doxygen installed, there are html docs in
|
17 |
|
|
usrp/doc/html/index.html
|
18 |
|
|
|
19 |
|
|
|
20 |
|
|
# Compiling the verilog (not required unless you're modifying it)
|
21 |
|
|
|
22 |
|
|
If you want to build the FPGA .rbf file from source (not required; we
|
23 |
|
|
provide pre-compiled .rbf files in usrp/fpga/rbf directory), you'll
|
24 |
|
|
need Altera's no cost Quartus II development tools. We're currently
|
25 |
|
|
building with Quartus II 5.1sp1 Web Edition. The project file is
|
26 |
|
|
usrp/fpga/toplevel/usrp_std/usrp_std.qpf. The toplevel verilog file
|
27 |
|
|
is usrp/fpga/toplevel/usrp_std/usrp_std.v. The bulk of the verilog
|
28 |
|
|
modules are contained in usrp/fpga/sdr_lib
|
29 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.