OpenCores
URL https://opencores.org/ocsvn/gecko3/gecko3/trunk

Subversion Repositories gecko3

[/] [gecko3/] [trunk/] [GECKO3COM/] [gecko3com-fw/] [firmware/] [src/] [gecko3com_gpif.c] - Blame information for rev 17

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 nussgipfel
/* GECKO3COM
2
 *
3
 * Copyright (C) 2008 by
4
 *   ___    ____  _   _
5
 *  (  _`\ (  __)( ) ( )
6
 *  | (_) )| (_  | |_| |   Bern University of Applied Sciences
7
 *  |  _ <'|  _) |  _  |   School of Engineering and
8
 *  | (_) )| |   | | | |   Information Technology
9
 *  (____/'(_)   (_) (_)
10
 *
11
 *
12
 * This program is free software: you can redistribute it and/or modify
13
 * it under the terms of the GNU General Public License as published by
14
 * the Free Software Foundation, either version 3 of the License, or
15
 * (at your option) any later version.
16
 *
17
 * This program is distributed in the hope that it will be useful,
18
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
20
 * GNU General Public License for more details.
21
 * You should have received a copy of the GNU General Public License
22
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
23
 */
24
 
25
/*********************************************************************/
26
/** \file     gecko3com_gpif.c
27
 *********************************************************************
28
 * \brief     project specific functions to handle the GPIF
29
 *
30
 *
31
 *
32
 * \author    GNUradio team, Christoph Zimmermann bfh.ch
33
 * \date      2009-4-16
34
 *
35
 * \note Comments from the original GNU radio source: \n
36
 * The GPIF Designer tool is kind of screwed up, in that it doesn't
37
 * configure some of the ports correctly.  We just use their tables and
38
 * handle the initialization ourselves.  They also declare that their
39
 * static initialized data is in xdata, which screws us too.
40
 *
41
*/
42
 
43
#include <stdint.h>
44
#include "gecko3com_gpif.h"
45
#include "gpif_data.h"
46
#include "isr.h"
47
#include "delay.h"
48
#include "fx2regs.h"
49
#include "gecko3com_regs.h"
50
#include "gecko3com_interfaces.h"
51
#include "syncdelay.h"
52
#include "debugprint.h"
53
 
54
 
55
/* These are the tables generated by the Cypress GPIF Designer */
56
 
57
/** \brief Waveform data generated by the Cypress GPIF Designer
58
 *
59
 *  this table is defined in the gpif_data.c file. provide the
60
 *  desired file for your board
61
 */
62
extern const char WaveData[128];
63
 
64
/** \brief Flowstate data generated by the Cypress GPIF Designer
65
 *
66
 *  this table is defined in the gpif_data.c file. provide the
67
 *  desired file for your board
68
 */
69
extern const char FlowStates[36];
70
 
71
/** \brief Init values generated by the Cypress GPIF Designer
72
 *  and the edit-gpif script
73
 *
74
 *  this table is defined in the gpif_data.h file. provide the
75
 *  desired file for your board
76
 */
77
extern const char InitData[7];
78
 
79
 
80
/** private flag to signal, that the GPIF receives data from the FPGA */
81
volatile static uint8_t flGPIF;
82
 
83
 
84
 
85
/**
86
 * \brief exectuted when the gpif wafeform terminates
87
 */
88
void
89
isr_gpif_done (void) interrupt
90
{
91
  ISR_DEBUG_PORT |= bmGPIF_DONE;
92
 
93
  clear_fifo_gpif_irq();
94
 
95 17 nussgipfel
  /* check if there is data available for an OUT transfer */
96
  //if((flGPIF & bmGPIF_PENDING_DATA) == bmGPIF_PENDING_DATA) {
97
  if(!(EP2468STAT & bmEP2EMPTY)) {
98 9 nussgipfel
    flGPIF &= ~bmGPIF_PENDING_DATA;
99
    gpif_trigger_write();
100
  }
101
  else {
102 17 nussgipfel
    INPKTEND = USB_TMC_EP_IN;
103 9 nussgipfel
    gpif_trigger_read();
104
  }
105
 
106
  ISR_DEBUG_PORT &= ~bmGPIF_DONE;
107
}
108
 
109
 
110
/**
111
 * \brief exectuted when data is available in the OUT endpoint
112
 */
113
void
114
isr_endpoint_out_data (void) interrupt
115
{
116
  ISR_DEBUG_PORT |= bmFIFO_PF;
117
 
118
  clear_fifo_gpif_irq();
119
 
120 17 nussgipfel
  /* check if there is a active IN transfer */
121
  /*if((GPIFIDLECTL & bmBIT3) == bmBIT3) {
122 9 nussgipfel
    flGPIF |= bmGPIF_PENDING_DATA;
123
  }
124 17 nussgipfel
  else*/ {
125 9 nussgipfel
    EA = 0;              /* disable all interrupts */
126
    GPIFABORT = 0xFF;
127
    SYNCDELAY;
128
    EA = 1;             /* global interrupt enable */
129
 
130
    gpif_trigger_write();
131
  }
132
 
133
  ISR_DEBUG_PORT &= ~bmFIFO_PF;
134
}
135
 
136
 
137
/** \brief initialize GPIF system */
138
void init_gpif (void)
139
{
140
  uint8_t i;
141
 
142
#ifdef GECKO3MAIN
143
  /* IFCLK is generated internally and runs at 48 MHz; GPIF "master mode" */
144
  IFCONFIG = bmIFCLKSRC | bm3048MHZ | bmIFCLKOE | bmGSTATE | bmIFGPIF;
145
  SYNCDELAY;
146
 
147
  /* we have to commit the currently processed packet BEFORE we switch to auto out mode */
148
  OUTPKTEND = bmSKIP | USB_TMC_EP_OUT;
149
 
150
  /*FIXME  only here for testing */
151 17 nussgipfel
  //EP6AUTOINLENH = (20) >> 8;     SYNCDELAY;  /* this is the length for high speed */
152
  //EP6AUTOINLENL = (20) & 0xff;  SYNCDELAY;
153
 
154
  //REVCTL = 0;   /* set it back to 0 */
155
  //SYNCDELAY;
156
 
157 9 nussgipfel
  /* enable autoout and autoin feature of the endpoints */
158
  EP2FIFOCFG |= bmAUTOOUT;
159
  SYNCDELAY;
160
  EP6FIFOCFG |= bmAUTOIN;
161
  SYNCDELAY;
162
 
163
  /* set endpoint 2 fifo (out) programmable flag to "higher or equal 3"
164
   * we use the programmable flag as interrupt source to detect if data for the FPGA
165
   * is available and as GPIF flag to stop the flowstate, for this the flag has to change
166
   * one cycle before the FIFO is completly empty, else we transfer one word too much */
167
  EP2FIFOPFH = bmDECIS;
168 17 nussgipfel
  EP2FIFOPFL = 3;
169 9 nussgipfel
  SYNCDELAY;
170
 
171
  EP2GPIFFLGSEL = bmFLAG_PROGRAMMABLE;
172
  // EP2GPIFFLGSEL = bmFLAG_EMPTY;
173
  SYNCDELAY;
174
  EP6GPIFFLGSEL = bmFLAG_FULL;
175
  SYNCDELAY;
176
 
177
  EP2GPIFPFSTOP = 0;
178
  EP6GPIFPFSTOP = 0;
179
 
180
#endif
181
 
182
  GPIFABORT = 0xFF;  /* abort any waveforms pending */
183
  SYNCDELAY;
184
 
185
  GPIFREADYCFG = InitData[ 0 ];
186
  GPIFCTLCFG = InitData[ 1 ];
187
  GPIFIDLECS = InitData[ 2 ];
188
  GPIFIDLECTL = InitData[ 3 ];
189
  /* Hmmm, what's InitData[ 4 ] ... */
190
  GPIFWFSELECT = InitData[ 5 ];
191
  /* GPIFREADYSTAT = InitData[ 6 ]; */  /* I think this register is read only... */
192
 
193
  for (i = 0; i < 128; i++){
194
    GPIF_WAVE_DATA[i] = WaveData[i];
195
  }
196
 
197
  setup_flowstate_common();
198
 
199
  FLOWSTATE = 0;         /* ensure it's off */
200
 
201
  GPIFREADYCFG |= bmINTRDY; /* set the internal ready signal */
202
 
203
  /* unset gpif flags */
204
  flGPIF = 0;
205
 
206
 
207
  EA = 0;                /* disable all interrupts */
208
 
209
  /* hook gpif interupt services */
210
 
211
  /* due to big problems with the done interrupt, we use the WAVEFORM interrupt
212
     to signal the firmware that the GPIF is done */
213
  hook_fgv(FGV_GPIFWF,(unsigned short) isr_gpif_done);
214
  hook_fgv(FGV_EP2PF,(unsigned short) isr_endpoint_out_data);
215 17 nussgipfel
  hook_fgv(FGV_EP2PF,(unsigned short) isr_endpoint_out_data);
216 9 nussgipfel
 
217
  EP2FIFOIE = bmFIFO_PF;
218
  GPIFIE = bmGPIFWF;
219
 
220
  EA = 1;               /* global interrupt enable */
221
 
222
 
223
  /* start gpif read, default state of the gpif to wait for fpga data */
224
  gpif_trigger_read();
225
 
226
}
227
 
228
 
229
/** \brief aborts any gpif running gpif transaction  */
230
void abort_gpif(void) {
231
 
232
#ifdef GECKO3MAIN
233
 
234
  /* signal an abort condition to the FPGA */
235
  //if(!(GPIFTRIG & bmGPIF_IDLE)) {
236
  //GPIFREADYCFG &= ~bmINTRDY;
237
  //udelay(10);
238
  //}
239
#endif
240
  EA = 0;                /* disable all interrupts */
241
 
242
  flGPIF = 0;
243
 
244
  GPIFABORT = 0xFF;
245
  SYNCDELAY;
246
  while(!(GPIFTRIG & bmGPIF_IDLE));
247 17 nussgipfel
  //print_info("gpif aborted\n");
248 9 nussgipfel
 
249
  EA = 1;               /* global interrupt enable */
250
 
251
 
252
  gpif_trigger_read();
253
}
254
 
255
 
256
/** \brief disables gpif system */
257
void deactivate_gpif(void) {
258
 
259
#ifdef GECKO3MAIN
260
 
261
  /* signal an abort condition to the FPGA */
262
  //if(!(GPIFTRIG & bmGPIF_IDLE)) {
263
  //GPIFREADYCFG &= ~bmINTRDY;
264
  //udelay(10);
265
  //}
266
#endif
267
 
268
 
269
  EA = 0;                /* disable all interrupts */
270
 
271
  EP2FIFOIE = 0;  /* disable FIFO interrupt */
272
  SYNCDELAY;
273
  GPIFIE = 0;     /* disable all GPIF interrupts */
274
  SYNCDELAY;
275
 
276
  GPIFTCB0 = 0x00;
277
  EP2GPIFPFSTOP = 1;
278
  EP6GPIFPFSTOP = 1;
279
 
280
  GPIFABORT = 0xFF; /* abort pending GPIF transaction */
281
  SYNCDELAY;
282
 
283
  flGPIF = 0;  /* unset all internal GPIF flags */
284
 
285 17 nussgipfel
 
286
  REVCTL = bmDYN_OUT | bmENH_PKT;   /*  restore the setting */
287
  SYNCDELAY;
288
 
289 9 nussgipfel
#ifdef GECKO3MAIN
290
  //EP2FIFOCFG &= ~bmOEP;
291
  EP2FIFOCFG &= ~bmAUTOOUT;  /* disable AutoOUT feature */
292
  SYNCDELAY;
293
  //EP6FIFOCFG &= ~bmINFM;
294
  EP6FIFOCFG &= ~bmAUTOIN;   /* disable AutoIN feature */
295
 
296
#endif
297
 
298
  EA = 1;               /* global interrupt enable */
299
 
300
 
301
  print_info("gpif deactivated\n");
302
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.