OpenCores
URL https://opencores.org/ocsvn/gecko3/gecko3/trunk

Subversion Repositories gecko3

[/] [gecko3/] [trunk/] [GECKO3COM/] [gecko3com-ip/] [core/] [USB_TMC_cmp.vhd] - Blame information for rev 12

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 nussgipfel
----------------------------------------------------------------------------------
2
-- Company: 
3
-- Engineer: 
4
-- 
5
-- Create Date:    14:49:14 04/15/2009 
6
-- Design Name: 
7
-- Module Name:    com_cmp - Behavioral 
8
-- Project Name: 
9
-- Target Devices: 
10
-- Tool versions: 
11
-- Description: 
12
--
13
-- Dependencies: 
14
--
15
-- Revision: 
16
-- Revision 0.01 - File Created
17
-- Additional Comments: 
18
--
19
--------------------------------------------------------------------------
20
library IEEE;
21
use IEEE.STD_LOGIC_1164.ALL;
22
use IEEE.STD_LOGIC_ARITH.ALL;
23
use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
 
25
---- Uncomment the following library declaration if instantiating
26
---- any Xilinx primitives in this code.
27
library UNISIM;
28
use UNISIM.VComponents.all;
29
 
30
library XilinxCoreLib;
31
 
32
library work;
33
use work.USB_TMC_IP_Defs.all;
34
 
35
 
36
package USB_TMC_cmp is
37
 
38
 
39
  attribute box_type      : string;
40
 
41
 
42
 --------------------------------------------------------------------------------- 
43
 --     COMPONENTS  
44
 ---------------------------------------------------------------------------------
45
 
46
-- FIFO IN
47
 
48 12 nussgipfel
 
49 11 nussgipfel
component fifo_U2X_2C_1024B
50
        port (
51
        din          : IN  std_logic_VECTOR(SIZE_DBUS_GPIF-1 downto 0);
52
        rd_clk       : IN  std_logic;
53
        rd_en        : IN  std_logic;
54
        rst          : IN  std_logic;
55
        wr_clk       : IN  std_logic;
56
        wr_en        : IN  std_logic;
57
        almost_empty : OUT std_logic;
58
        almost_full  : OUT std_logic;
59
        dout         : OUT std_logic_VECTOR(SIZE_DBUS_FPGA-1 downto 0);
60
        empty        : OUT std_logic;
61
        full         : OUT std_logic);
62
end component;
63
 
64 12 nussgipfel
 
65 11 nussgipfel
attribute box_type of fifo_U2X_2C_1024B : component is "black_box";
66
 
67
--<!-->
68
 
69
-- FIFO OUT
70
 
71
component fifo_X2U_2C_1024B
72
        port (
73
        din          : IN  std_logic_VECTOR(SIZE_DBUS_FPGA-1 downto 0);
74
        rd_clk       : IN  std_logic;
75
        rd_en        : IN  std_logic;
76
        rst          : IN  std_logic;
77
        wr_clk       : IN  std_logic;
78
        wr_en        : IN  std_logic;
79
        almost_empty : OUT std_logic;
80
        almost_full  : OUT std_logic;
81
        dout         : OUT std_logic_VECTOR(SIZE_DBUS_GPIF-1 downto 0);
82
        empty        : OUT std_logic;
83
        full         : OUT std_logic);
84
end component;
85
 
86
attribute box_type of fifo_X2U_2C_1024B : component is "black_box";
87
--<!-->
88
 
89
-- FSM GPIF
90
 
91
component gpif_com
92
  port (
93
    i_nReset,
94
    i_IFCLK,                                                                    -- GPIF CLK (is Master)
95
    i_WRU,                             -- write from GPIF
96
    i_RDYU            : in    std_logic;       -- GPIF is ready
97
    i_U2X_FULL,
98
    i_U2X_AM_FULL,       -- signals for IN FIFO
99
    i_X2U_AM_EMPTY,
100
         i_X2U_EMPTY    : in  std_logic;     -- signals for OUT FIFO
101
         i_dbus        : in    std_logic_vector(SIZE_DBUS_GPIF-1 downto 0);      -- OUT FIFO DBUS
102
         o_U2X_WR_EN,                                                 -- signals for IN FIFO
103
         o_X2U_RD_EN,                                                           -- signals for OUT FIFO
104
         o_FIFOrst,
105
    o_WRX,                             -- To write to GPIF
106
    o_RDYX    : out   std_logic;       -- Core is ready
107
         o_LEDrx,
108
         o_LEDtx,
109
         o_LEDrun  : out   std_logic;           --
110
         o_dbus    : out   std_logic_vector(SIZE_DBUS_GPIF-1 downto 0);  -- IN FIFO DBUS
111
    b_dbus        : inout std_logic_vector(SIZE_DBUS_GPIF-1 downto 0));  -- bidirect data bus
112
end component;
113
--<!-->
114
 
115
-- FSM Loopback
116
component USB_TMC_IP_loopback
117
  port (
118
    i_nReset,
119
         i_SYSCLK,                                                                       -- FPGA System CLK
120
         i_U2X_AM_EMPTY,
121
         i_U2X_EMPTY,
122
         i_X2U_AM_FULL,
123
         i_X2U_FULL         : in  std_logic;
124
         i_U2X_DATA     : in  std_logic_vector(SIZE_DBUS_FPGA-1 downto 0);
125
         o_U2X_RD_EN,
126
         o_X2U_WR_EN    : out std_logic;
127
         o_X2U_DATA     : out std_logic_vector(SIZE_DBUS_FPGA-1 downto 0)
128
        );
129
end component;
130
--<!-->
131
 
132
 
133
end USB_TMC_cmp;
134
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.