| 1 |
24 |
nussgipfel |
Release 11.1 - xst L.33 (lin64)
|
| 2 |
|
|
Copyright (c) 1995-2009 Xilinx, Inc. All rights reserved.
|
| 3 |
|
|
-->
|
| 4 |
|
|
Parameter TMPDIR set to xst/projnav.tmp
|
| 5 |
|
|
|
| 6 |
|
|
|
| 7 |
|
|
Total REAL time to Xst completion: 0.00 secs
|
| 8 |
|
|
Total CPU time to Xst completion: 0.06 secs
|
| 9 |
|
|
|
| 10 |
|
|
-->
|
| 11 |
|
|
Parameter xsthdpdir set to xst
|
| 12 |
|
|
|
| 13 |
|
|
|
| 14 |
|
|
Total REAL time to Xst completion: 0.00 secs
|
| 15 |
|
|
Total CPU time to Xst completion: 0.06 secs
|
| 16 |
|
|
|
| 17 |
|
|
-->
|
| 18 |
|
|
Reading design: coregenerator_fifo_receive.prj
|
| 19 |
|
|
|
| 20 |
|
|
TABLE OF CONTENTS
|
| 21 |
|
|
1) Synthesis Options Summary
|
| 22 |
|
|
2) HDL Compilation
|
| 23 |
|
|
3) Design Hierarchy Analysis
|
| 24 |
|
|
4) HDL Analysis
|
| 25 |
|
|
5) HDL Synthesis
|
| 26 |
|
|
5.1) HDL Synthesis Report
|
| 27 |
|
|
6) Advanced HDL Synthesis
|
| 28 |
|
|
6.1) Advanced HDL Synthesis Report
|
| 29 |
|
|
7) Low Level Synthesis
|
| 30 |
|
|
8) Partition Report
|
| 31 |
|
|
9) Final Report
|
| 32 |
|
|
9.1) Device utilization summary
|
| 33 |
|
|
9.2) Partition Resource Summary
|
| 34 |
|
|
9.3) TIMING REPORT
|
| 35 |
|
|
|
| 36 |
|
|
|
| 37 |
|
|
=========================================================================
|
| 38 |
|
|
* Synthesis Options Summary *
|
| 39 |
|
|
=========================================================================
|
| 40 |
|
|
---- Source Parameters
|
| 41 |
|
|
Input File Name : "coregenerator_fifo_receive.prj"
|
| 42 |
|
|
Input Format : mixed
|
| 43 |
|
|
Ignore Synthesis Constraint File : NO
|
| 44 |
|
|
|
| 45 |
|
|
---- Target Parameters
|
| 46 |
|
|
Output File Name : "coregenerator_fifo_receive"
|
| 47 |
|
|
Output Format : NGC
|
| 48 |
|
|
Target Device : xc3s1500-4-fg676
|
| 49 |
|
|
|
| 50 |
|
|
---- Source Options
|
| 51 |
|
|
Top Module Name : coregenerator_fifo_receive
|
| 52 |
|
|
Automatic FSM Extraction : YES
|
| 53 |
|
|
FSM Encoding Algorithm : Auto
|
| 54 |
|
|
Safe Implementation : No
|
| 55 |
|
|
FSM Style : lut
|
| 56 |
|
|
RAM Extraction : Yes
|
| 57 |
|
|
RAM Style : Auto
|
| 58 |
|
|
ROM Extraction : Yes
|
| 59 |
|
|
Mux Style : Auto
|
| 60 |
|
|
Decoder Extraction : YES
|
| 61 |
|
|
Priority Encoder Extraction : YES
|
| 62 |
|
|
Shift Register Extraction : YES
|
| 63 |
|
|
Logical Shifter Extraction : YES
|
| 64 |
|
|
XOR Collapsing : YES
|
| 65 |
|
|
ROM Style : Auto
|
| 66 |
|
|
Mux Extraction : YES
|
| 67 |
|
|
Resource Sharing : YES
|
| 68 |
|
|
Asynchronous To Synchronous : NO
|
| 69 |
|
|
Automatic Register Balancing : No
|
| 70 |
|
|
|
| 71 |
|
|
---- Target Options
|
| 72 |
|
|
Add IO Buffers : YES
|
| 73 |
|
|
Add Generic Clock Buffer(BUFG) : 8
|
| 74 |
|
|
Register Duplication : YES
|
| 75 |
|
|
Slice Packing : YES
|
| 76 |
|
|
Optimize Instantiated Primitives : NO
|
| 77 |
|
|
Use Clock Enable : Yes
|
| 78 |
|
|
Use Synchronous Set : Yes
|
| 79 |
|
|
Use Synchronous Reset : Yes
|
| 80 |
|
|
Pack IO Registers into IOBs : auto
|
| 81 |
|
|
Equivalent register Removal : YES
|
| 82 |
|
|
|
| 83 |
|
|
---- General Options
|
| 84 |
|
|
Optimization Goal : Speed
|
| 85 |
|
|
Optimization Effort : 1
|
| 86 |
|
|
Library Search Order : coregenerator_fifo_receive.lso
|
| 87 |
|
|
Keep Hierarchy : NO
|
| 88 |
|
|
Netlist Hierarchy : as_optimized
|
| 89 |
|
|
RTL Output : Yes
|
| 90 |
|
|
Global Optimization : AllClockNets
|
| 91 |
|
|
Read Cores : YES
|
| 92 |
|
|
Write Timing Constraints : NO
|
| 93 |
|
|
Cross Clock Analysis : NO
|
| 94 |
|
|
Hierarchy Separator : /
|
| 95 |
|
|
Bus Delimiter : <>
|
| 96 |
|
|
Case Specifier : maintain
|
| 97 |
|
|
Slice Utilization Ratio : 100
|
| 98 |
|
|
BRAM Utilization Ratio : 100
|
| 99 |
|
|
Verilog 2001 : YES
|
| 100 |
|
|
Auto BRAM Packing : NO
|
| 101 |
|
|
Slice Utilization Ratio Delta : 5
|
| 102 |
|
|
|
| 103 |
|
|
=========================================================================
|
| 104 |
|
|
|
| 105 |
|
|
|
| 106 |
|
|
=========================================================================
|
| 107 |
|
|
* HDL Compilation *
|
| 108 |
|
|
=========================================================================
|
| 109 |
|
|
Compiling vhdl file "/home/chrigi/bfh-work/GECKO3COM/gecko3com-ip/core/coregenerator/coregenerator_fifo_receive.vhd" in Library work.
|
| 110 |
|
|
Architecture coregenerator_fifo_receive_a of Entity coregenerator_fifo_receive is up to date.
|
| 111 |
|
|
|
| 112 |
|
|
=========================================================================
|
| 113 |
|
|
* Design Hierarchy Analysis *
|
| 114 |
|
|
=========================================================================
|
| 115 |
|
|
|
| 116 |
|
|
=========================================================================
|
| 117 |
|
|
* HDL Analysis *
|
| 118 |
|
|
=========================================================================
|
| 119 |
|
|
Analyzing Entity in library (Architecture ).
|
| 120 |
|
|
Entity analyzed. Unit generated.
|
| 121 |
|
|
|
| 122 |
|
|
|
| 123 |
|
|
=========================================================================
|
| 124 |
|
|
* HDL Synthesis *
|
| 125 |
|
|
=========================================================================
|
| 126 |
|
|
|
| 127 |
|
|
Performing bidirectional port resolution...
|
| 128 |
|
|
|
| 129 |
|
|
Synthesizing Unit .
|
| 130 |
|
|
Related source file is "/home/chrigi/bfh-work/GECKO3COM/gecko3com-ip/core/coregenerator/coregenerator_fifo_receive.vhd".
|
| 131 |
|
|
WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
|
| 132 |
|
|
WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
|
| 133 |
|
|
WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
|
| 134 |
|
|
WARNING:Xst:1306 - Output is never assigned.
|
| 135 |
|
|
WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
|
| 136 |
|
|
WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
|
| 137 |
|
|
WARNING:Xst:1306 - Output is never assigned.
|
| 138 |
|
|
WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
|
| 139 |
|
|
WARNING:Xst:1306 - Output is never assigned.
|
| 140 |
|
|
Unit synthesized.
|
| 141 |
|
|
|
| 142 |
|
|
|
| 143 |
|
|
=========================================================================
|
| 144 |
|
|
HDL Synthesis Report
|
| 145 |
|
|
|
| 146 |
|
|
Found no macro
|
| 147 |
|
|
=========================================================================
|
| 148 |
|
|
|
| 149 |
|
|
=========================================================================
|
| 150 |
|
|
* Advanced HDL Synthesis *
|
| 151 |
|
|
=========================================================================
|
| 152 |
|
|
|
| 153 |
|
|
|
| 154 |
|
|
=========================================================================
|
| 155 |
|
|
Advanced HDL Synthesis Report
|
| 156 |
|
|
|
| 157 |
|
|
Found no macro
|
| 158 |
|
|
=========================================================================
|
| 159 |
|
|
|
| 160 |
|
|
=========================================================================
|
| 161 |
|
|
* Low Level Synthesis *
|
| 162 |
|
|
=========================================================================
|
| 163 |
|
|
|
| 164 |
|
|
Optimizing unit ...
|
| 165 |
|
|
|
| 166 |
|
|
Mapping all equations...
|
| 167 |
|
|
Building and optimizing final netlist ...
|
| 168 |
|
|
Found area constraint ratio of 100 (+ 5) on block coregenerator_fifo_receive, actual ratio is 0.
|
| 169 |
|
|
|
| 170 |
|
|
Final Macro Processing ...
|
| 171 |
|
|
|
| 172 |
|
|
=========================================================================
|
| 173 |
|
|
Final Register Report
|
| 174 |
|
|
|
| 175 |
|
|
Found no macro
|
| 176 |
|
|
=========================================================================
|
| 177 |
|
|
|
| 178 |
|
|
=========================================================================
|
| 179 |
|
|
* Partition Report *
|
| 180 |
|
|
=========================================================================
|
| 181 |
|
|
|
| 182 |
|
|
Partition Implementation Status
|
| 183 |
|
|
-------------------------------
|
| 184 |
|
|
|
| 185 |
|
|
No Partitions were found in this design.
|
| 186 |
|
|
|
| 187 |
|
|
-------------------------------
|
| 188 |
|
|
|
| 189 |
|
|
=========================================================================
|
| 190 |
|
|
* Final Report *
|
| 191 |
|
|
=========================================================================
|
| 192 |
|
|
Final Results
|
| 193 |
|
|
RTL Top Level Output File Name : coregenerator_fifo_receive.ngr
|
| 194 |
|
|
Top Level Output File Name : coregenerator_fifo_receive
|
| 195 |
|
|
Output Format : NGC
|
| 196 |
|
|
Optimization Goal : Speed
|
| 197 |
|
|
Keep Hierarchy : NO
|
| 198 |
|
|
|
| 199 |
|
|
Design Statistics
|
| 200 |
|
|
# IOs : 55
|
| 201 |
|
|
|
| 202 |
|
|
Cell Usage :
|
| 203 |
|
|
=========================================================================
|
| 204 |
|
|
|
| 205 |
|
|
Device utilization summary:
|
| 206 |
|
|
---------------------------
|
| 207 |
|
|
|
| 208 |
|
|
Selected Device : 3s1500fg676-4
|
| 209 |
|
|
|
| 210 |
|
|
Number of Slices: 0 out of 13312 0%
|
| 211 |
|
|
Number of IOs: 55
|
| 212 |
|
|
Number of bonded IOBs: 0 out of 487 0%
|
| 213 |
|
|
|
| 214 |
|
|
---------------------------
|
| 215 |
|
|
Partition Resource Summary:
|
| 216 |
|
|
---------------------------
|
| 217 |
|
|
|
| 218 |
|
|
No Partitions were found in this design.
|
| 219 |
|
|
|
| 220 |
|
|
---------------------------
|
| 221 |
|
|
|
| 222 |
|
|
|
| 223 |
|
|
=========================================================================
|
| 224 |
|
|
TIMING REPORT
|
| 225 |
|
|
|
| 226 |
|
|
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
|
| 227 |
|
|
FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
|
| 228 |
|
|
GENERATED AFTER PLACE-and-ROUTE.
|
| 229 |
|
|
|
| 230 |
|
|
Clock Information:
|
| 231 |
|
|
------------------
|
| 232 |
|
|
No clock signals found in this design
|
| 233 |
|
|
|
| 234 |
|
|
Asynchronous Control Signals Information:
|
| 235 |
|
|
----------------------------------------
|
| 236 |
|
|
No asynchronous control signals found in this design
|
| 237 |
|
|
|
| 238 |
|
|
Timing Summary:
|
| 239 |
|
|
---------------
|
| 240 |
|
|
Speed Grade: -4
|
| 241 |
|
|
|
| 242 |
|
|
Minimum period: No path found
|
| 243 |
|
|
Minimum input arrival time before clock: No path found
|
| 244 |
|
|
Maximum output required time after clock: No path found
|
| 245 |
|
|
Maximum combinational path delay: No path found
|
| 246 |
|
|
|
| 247 |
|
|
Timing Detail:
|
| 248 |
|
|
--------------
|
| 249 |
|
|
All values displayed in nanoseconds (ns)
|
| 250 |
|
|
|
| 251 |
|
|
=========================================================================
|
| 252 |
|
|
|
| 253 |
|
|
|
| 254 |
|
|
Total REAL time to Xst completion: 3.00 secs
|
| 255 |
|
|
Total CPU time to Xst completion: 3.25 secs
|
| 256 |
|
|
|
| 257 |
|
|
-->
|
| 258 |
|
|
|
| 259 |
|
|
|
| 260 |
|
|
Total memory usage is 322896 kilobytes
|
| 261 |
|
|
|
| 262 |
|
|
Number of errors : 0 ( 0 filtered)
|
| 263 |
|
|
Number of warnings : 9 ( 0 filtered)
|
| 264 |
|
|
Number of infos : 0 ( 0 filtered)
|
| 265 |
|
|
|
