OpenCores
URL https://opencores.org/ocsvn/gecko3/gecko3/trunk

Subversion Repositories gecko3

[/] [gecko3/] [trunk/] [GECKO3COM/] [gecko3com-ip/] [core/] [coregenerator/] [coregenerator_fifo_send.xco] - Blame information for rev 24

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 nussgipfel
##############################################################
2
#
3
# Xilinx Core Generator version 11.1
4
# Date: Sun Feb 14 17:31:32 2010
5
#
6
##############################################################
7
#
8
#  This file contains the customisation parameters for a
9
#  Xilinx CORE Generator IP GUI. It is strongly recommended
10
#  that you do not manually alter this file as it may cause
11
#  unexpected and unsupported behavior.
12
#
13
##############################################################
14
#
15
# BEGIN Project Options
16
SET addpads = True
17
SET asysymbol = True
18
SET busformat = BusFormatAngleBracketNotRipped
19
SET createndf = True
20
SET designentry = VHDL
21
SET device = xc3s1500
22
SET devicefamily = spartan3
23
SET flowvendor = Foundation_iSE
24
SET formalverification = False
25
SET foundationsym = False
26
SET implementationfiletype = Ngc
27
SET package = fg676
28
SET removerpms = False
29
SET simulationfiles = Behavioral
30
SET speedgrade = -4
31
SET verilogsim = True
32
SET vhdlsim = True
33
# END Project Options
34
# BEGIN Select
35
SELECT Fifo_Generator family Xilinx,_Inc. 3.3
36
# END Select
37
# BEGIN Parameters
38
CSET almost_empty_flag=true
39
CSET almost_full_flag=true
40
CSET component_name=coregenerator_fifo_send
41
CSET data_count=false
42
CSET data_count_width=9
43
CSET dout_reset_value=0
44
CSET empty_threshold_assert_value=3
45
CSET empty_threshold_negate_value=4
46
CSET enable_ecc=false
47
CSET fifo_implementation=Independent_Clocks_Block_RAM
48
CSET full_threshold_assert_value=510
49
CSET full_threshold_negate_value=509
50
CSET input_data_width=32
51
CSET input_depth=512
52
CSET output_data_width=16
53
CSET output_depth=1024
54
CSET overflow_flag=false
55
CSET overflow_sense=Active_High
56
CSET performance_options=Standard_FIFO
57
CSET programmable_empty_type=No_Programmable_Empty_Threshold
58
CSET programmable_full_type=No_Programmable_Full_Threshold
59
CSET read_clock_frequency=100
60
CSET read_data_count=false
61
CSET read_data_count_width=9
62
CSET reset_pin=true
63
CSET reset_type=Asynchronous_Reset
64
CSET underflow_flag=false
65
CSET underflow_sense=Active_High
66
CSET use_extra_logic=false
67
CSET valid_flag=false
68
CSET valid_sense=Active_High
69
CSET write_acknowledge_flag=false
70
CSET write_acknowledge_sense=Active_High
71
CSET write_clock_frequency=100
72
CSET write_data_count=false
73
CSET write_data_count_width=9
74
# END Parameters
75
GENERATE
76
# CRC: a7227439

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.