OpenCores
URL https://opencores.org/ocsvn/gecko3/gecko3/trunk

Subversion Repositories gecko3

[/] [gecko3/] [trunk/] [GECKO3COM/] [gecko3com-ip/] [core/] [coregenerator/] [coregenerator_fifo_send_readme.txt] - Blame information for rev 28

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 nussgipfel
The following files were generated for 'coregenerator_fifo_send' in directory
2
/home/chrigi/bfh-work/GECKO3COM/gecko3com-ip/core/coregenerator/
3
 
4
coregenerator_fifo_send.asy:
5
   Graphical symbol information file. Used by the ISE tools and some
6
   third party tools to create a symbol representing the core.
7
 
8
coregenerator_fifo_send.gise:
9
   ISE Project Navigator support file. This is a generated file and should
10
   not be edited directly.
11
 
12
coregenerator_fifo_send.ise:
13
   ISE Project Navigator support file. This is a generated file and should
14
   not be edited directly.
15
 
16
coregenerator_fifo_send.ndf:
17
   Optional output file produced for cores that generate NGC files.
18
   The NDF files allow third party synthesis tools to infer resource
19
   utilization and timing from the NGC files associated with these new
20
   cores.
21
 
22
coregenerator_fifo_send.ngc:
23
   Binary Xilinx implementation netlist file containing the information
24
   required to implement the module in a Xilinx (R) FPGA.
25
 
26
coregenerator_fifo_send.sym:
27
   Please see the core data sheet.
28
 
29
coregenerator_fifo_send.v:
30
   Verilog wrapper file provided to support functional simulation.
31
   This file contains simulation model customization data that is
32
   passed to a parameterized simulation model for the core.
33
 
34
coregenerator_fifo_send.veo:
35
   VEO template file containing code that can be used as a model for
36
   instantiating a CORE Generator module in a Verilog design.
37
 
38
coregenerator_fifo_send.vhd:
39
   VHDL wrapper file provided to support functional simulation. This
40
   file contains simulation model customization data that is passed to
41
   a parameterized simulation model for the core.
42
 
43
coregenerator_fifo_send.vho:
44
   VHO template file containing code that can be used as a model for
45
   instantiating a CORE Generator module in a VHDL design.
46
 
47
coregenerator_fifo_send.xco:
48
   CORE Generator input file containing the parameters used to
49
   regenerate a core.
50
 
51
coregenerator_fifo_send.xise:
52
   ISE Project Navigator support file. This is a generated file and should
53
   not be edited directly.
54
 
55
coregenerator_fifo_send_flist.txt:
56
   Text file listing all of the output files produced when a customized
57
   core was generated in the CORE Generator.
58
 
59
coregenerator_fifo_send_padded.ngc:
60
   Binary Xilinx implementation netlist. The logic implementation of
61
   certain CORE Generator IP is described by a combination of a top
62
   level EDN file plus one or more NGC files.
63
 
64
coregenerator_fifo_send_readme.txt:
65
   Text file indicating the files generated and how they are used.
66
 
67
coregenerator_fifo_send_xmdf.tcl:
68
   ISE Project Navigator interface file. ISE uses this file to determine
69
   how the files output by CORE Generator for the core can be integrated
70
   into your ISE project.
71
 
72
 
73
Please see the Xilinx CORE Generator online help for further details on
74
generated files and how to use them.
75
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.