OpenCores
URL https://opencores.org/ocsvn/gecko4/gecko4/trunk

Subversion Repositories gecko4

[/] [gecko4/] [trunk/] [GECKO4com/] [spartan200_an/] [vhdl/] [fpga_if/] [idreg_rom-behavior.vhdl] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 ktt1
--------------------------------------------------------------------------------
2
--            _   _            __   ____                                      --
3
--           / / | |          / _| |  __|                                     --
4
--           | |_| |  _   _  / /   | |_                                       --
5
--           |  _  | | | | | | |   |  _|                                      --
6
--           | | | | | |_| | \ \_  | |__                                      --
7
--           |_| |_| \_____|  \__| |____| microLab                            --
8
--                                                                            --
9
--           Bern University of Applied Sciences (BFH)                        --
10
--           Quellgasse 21                                                    --
11
--           Room HG 4.33                                                     --
12
--           2501 Biel/Bienne                                                 --
13
--           Switzerland                                                      --
14
--                                                                            --
15
--           http://www.microlab.ch                                           --
16
--------------------------------------------------------------------------------
17
--   GECKO4com
18
--  
19
--   2010/2011 Dr. Theo Kluter
20
--  
21
--   This VHDL code is free code: you can redistribute it and/or modify
22
--   it under the terms of the GNU General Public License as published by
23
--   the Free Software Foundation, either version 3 of the License, or
24
--   (at your option) any later version.
25
--  
26
--   This VHDL code is distributed in the hope that it will be useful,
27
--   but WITHOUT ANY WARRANTY; without even the implied warranty of
28
--   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
29
--   GNU General Public License for more details. 
30
--   You should have received a copy of the GNU General Public License
31
--   along with these sources.  If not, see <http://www.gnu.org/licenses/>.
32
--
33
 
34
ARCHITECTURE spartan3 OF idreg_rom IS
35
 
36
BEGIN
37
   make_data : PROCESS( index )
38
   BEGIN
39
      CASE (index) IS
40
         WHEN "00000" => data <= X"00";
41
         WHEN "00001" => data <= X"00";
42
         WHEN "00010" => data <= X"00";
43
         WHEN "00011" => data <= X"00";
44
         WHEN "00100" => data <= X"00";
45
         WHEN "00101" => data <= X"00";
46
         WHEN "00110" => data <= X"00";
47
         WHEN "00111" => data <= X"00";
48
         WHEN "01000" => data <= X"02";
49
         WHEN "01001" => data <= X"C0";
50
         WHEN "01010" => data <= X"01";
51
         WHEN "01011" => data <= X"28";
52
         WHEN "01100" => data <= X"66";
53
         WHEN "01101" => data <= X"55";
54
         WHEN "01110" => data <= X"99";
55
         WHEN "01111" => data <= X"AA";
56
         WHEN OTHERS  => data <= X"FF";
57
      END CASE;
58
   END PROCESS make_data;
59
END spartan3;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.