Subversion Repositories generic_fifos

/////////////////////////////////////////////////////////////////////

////                                                             ////

////  Universal FIFO Dual Clock, gray encoded                    ////

////                                                             ////

////                                                             ////

////  Author: Rudolf Usselmann                                   ////

////          rudi@asics.ws                                      ////

////                                                             ////

////                                                             ////

////  D/L from: http://www.opencores.org/cores/generic_fifos/    ////

////                                                             ////

/////////////////////////////////////////////////////////////////////

////                                                             ////

//// Copyright (C) 2000-2002 Rudolf Usselmann                    ////

////                         www.asics.ws                        ////

////                         rudi@asics.ws                       ////

////                                                             ////

//// This source file may be used and distributed without        ////

//// restriction provided that this copyright statement is not   ////

//// removed from the file and that any derivative work contains ////

//// the original copyright notice and the associated disclaimer.////

////                                                             ////

////     THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY     ////

//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED   ////

//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS   ////

//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR      ////

//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,         ////

//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES    ////

//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE   ////

//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR        ////

//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF  ////

//// LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT  ////

//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT  ////

//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE         ////

//// POSSIBILITY OF SUCH DAMAGE.                                 ////

////                                                             ////

/////////////////////////////////////////////////////////////////////

//  CVS Log

//

//  $Id: generic_fifo_dc_gray.v,v 1.1 2003-10-14 09:34:41 rudi Exp $

//

//  $Date: 2003-10-14 09:34:41 $

//  $Revision: 1.1 $

//  $Author: rudi $

//  $Locker:  $

//  $State: Exp $

//

// Change History:

//               $Log: not supported by cvs2svn $

//

//

//

//

`include "timescale.v"

/*

Description

===========

I/Os

----

rd_clk  Read Port Clock

wr_clk  Write Port Clock

rst     low active, either sync. or async. master reset (see below how to select)

clr     synchronous clear (just like reset but always synchronous), high active

re      read enable, synchronous, high active

we      read enable, synchronous, high active

din     Data Input

dout    Data Output

full    Indicates the FIFO is full (driven at the rising edge of wr_clk)

empty   Indicates the FIFO is empty (driven at the rising edge of rd_clk)

wr_level        indicates the FIFO level:

                2'b00   0-25%    full

                2'b01   25-50%   full

                2'b10   50-75%   full

                2'b11   %75-100% full

rd_level        indicates the FIFO level:

                2'b00   0-25%    empty

                2'b01   25-50%   empty

                2'b10   50-75%   empty

                2'b11   %75-100% empty

Status Timing

-------------

All status outputs are registered. They are asserted immediately

as the full/empty condition occurs, however, there is a 2 cycle

delay before they are de-asserted once the condition is not true

anymore.

Parameters

----------

The FIFO takes 2 parameters:

dw      Data bus width

aw      Address bus width (Determines the FIFO size by evaluating 2^aw)

Synthesis Results

-----------------

In a Spartan 2e a 8 bit wide, 8 entries deep FIFO, takes 97 LUTs and runs

at about 113 MHz (IO insertion disabled).

Misc

----

This design assumes you will do appropriate status checking externally.

IMPORTANT ! writing while the FIFO is full or reading while the FIFO is

empty will place the FIFO in an undefined state.

*/

// Selecting Sync. or Async Reset

// ------------------------------

// Uncomment one of the two lines below. The first line for

// synchronous reset, the second for asynchronous reset

//`define DC_FIFO_ASYNC_RESET                           // Uncomment for Syncr. reset

`define DC_FIFO_ASYNC_RESET     or negedge rst          // Uncomment for Async. reset

module generic_fifo_dc_gray(    rd_clk, wr_clk, rst, clr, din, we,

                dout, re, full, empty, wr_level, rd_level );

parameter dw=8;

parameter aw=8;

input                   rd_clk, wr_clk, rst, clr;

input   [dw-1:0] din;

input                   we;

output  [dw-1:0] dout;

input                   re;

output                  full;

output                  empty;

output  [1:0]            wr_level;

output  [1:0]            rd_level;

////////////////////////////////////////////////////////////////////

//

// Local Wires

//

reg     [aw:0]           wp_bin, wp_gray;

reg     [aw:0]           rp_bin, rp_gray;

reg     [aw:0]           wp_s, rp_s;

reg                     re_s, we_s;

reg                     full, empty;

wire    [aw:0]           wp_bin_next, wp_gray_next;

wire    [aw:0]           rp_bin_next, rp_gray_next;

wire    [aw:0]           wp_bin_x, rp_bin_x;

reg     [aw-1:0] d1, d2;

////////////////////////////////////////////////////////////////////

//

// Memory Block

//

generic_dpram  #(aw,dw) u0(

        .rclk(          rd_clk          ),

        .rrst(          !rst            ),

        .rce(           1'b1            ),

        .oe(            1'b1            ),

        .raddr(         rp_bin[aw-1:0]   ),

        .do(            dout            ),

        .wclk(          wr_clk          ),

        .wrst(          !rst            ),

        .wce(           1'b1            ),

        .we(            we              ),

        .waddr(         wp_bin[aw-1:0]   ),

        .di(            din             )

        );

////////////////////////////////////////////////////////////////////

//

// Read/Write Pointers Logic

//

always @(posedge wr_clk `DC_FIFO_ASYNC_RESET)

        if(!rst)        wp_bin <= #1 {aw+1{1'b0}};

        else

        if(clr)         wp_bin <= #1 {aw+1{1'b0}};

        else

        if(we)          wp_bin <= #1 wp_bin_next;

always @(posedge wr_clk `DC_FIFO_ASYNC_RESET)

        if(!rst)        wp_gray <= #1 {aw+1{1'b0}};

        else

        if(clr)         wp_gray <= #1 {aw+1{1'b0}};

        else

        if(we)          wp_gray <= #1 wp_gray_next;

assign wp_bin_next  = wp_bin + {{aw{1'b0}},1'b1};

assign wp_gray_next = wp_bin_next ^ {1'b0, wp_bin_next[aw:1]};

always @(posedge rd_clk `DC_FIFO_ASYNC_RESET)

        if(!rst)        rp_bin <= #1 {aw+1{1'b0}};

        else

        if(clr)         rp_bin <= #1 {aw+1{1'b0}};

        else

        if(re)          rp_bin <= #1 rp_bin_next;

always @(posedge rd_clk `DC_FIFO_ASYNC_RESET)

        if(!rst)        rp_gray <= #1 {aw+1{1'b0}};

        else

        if(clr)         rp_gray <= #1 {aw+1{1'b0}};

        else

        if(re)          rp_gray <= #1 rp_gray_next;

assign rp_bin_next  = rp_bin + {{aw{1'b0}},1'b1};

assign rp_gray_next = rp_bin_next ^ {1'b0, rp_bin_next[aw:1]};

////////////////////////////////////////////////////////////////////

//

// Synchronization Logic

//

// write pointer

always @(posedge rd_clk)        wp_s <= #1 wp_gray;

always @(posedge rd_clk)        we_s <= #1 we;

// read pointer

always @(posedge wr_clk)        rp_s <= #1 rp_gray;

always @(posedge wr_clk)        re_s <= #1 re;

////////////////////////////////////////////////////////////////////

//

// Registered Full & Empty Flags

//

always @(posedge rd_clk)

        empty <= (wp_s == rp_gray) | (re & (wp_s == rp_gray_next));

always @(posedge wr_clk)

        full <= ((wp_bin[aw-1:0] == rp_bin_x[aw-1:0]) & (wp_bin[aw] != rp_bin_x[aw])) |

        (we & (wp_bin_next[aw-1:0] == rp_bin_x[aw-1:0]) & (wp_bin_next[aw] != rp_bin_x[aw]));

////////////////////////////////////////////////////////////////////

//

// Registered Level Indicators

//

assign wp_bin_x = wp_s ^ (wp_bin_x>>1); // convert gray to binary

assign rp_bin_x = rp_s ^ (rp_bin_x>>1); // convert gray to binary

always @(posedge wr_clk)        d1 <= wp_bin[aw-1:0] - rp_bin_x[aw-1:0];

assign wr_level[0] = d1[aw-2] | full;

assign wr_level[1] = d1[aw-1] | full;

always @(posedge rd_clk)        d2 <= rp_bin[aw-1:0] - wp_bin_x[aw-1:0];

assign rd_level[0] = d2[aw-2] | empty;

assign rd_level[1] = d2[aw-1] | empty;

////////////////////////////////////////////////////////////////////

//

// Sanity Check

//

// synopsys translate_off

always @(posedge wr_clk)

        if(we & full)

                $display("%m WARNING: Writing while fifo is FULL (%t)",$time);

always @(posedge rd_clk)

        if(re & empty)

                $display("%m WARNING: Reading while fifo is EMPTY (%t)",$time);

// synopsys translate_on

endmodule