OpenCores
URL https://opencores.org/ocsvn/gost28147/gost28147/trunk

Subversion Repositories gost28147

[/] [gost28147/] [trunk/] [Makefile] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 doka
# $Id:  $ From Russia with love
2
 
3
# ====================================================================== #
4
#                                                                        #
5
#  Makefile for  GOST 28147-89 CryptoCore project                        #
6
#                                                                        #
7
#  Copyright (c) 2014 Dmitry Murzinov (kakstattakim@gmail.com)           #
8
#                                                                        #
9
# ====================================================================== #
10
 
11
 
12
# project name
13
PROJECT=gost28147_89
14
SOURCES=$(PROJECT).sv
15
 
16
SIM_DIR=./sim/bin
17
SYN_DIR=./syn/bin
18
CUR_DIR=$(shell pwd)
19
 
20
#ICARUS_SETUP:=. /soft/icarus.setup
21
#MENTOR_SETUP:=. /soft/mentor.setup
22
MENTOR_SETUP:=date
23
#SYNPLIFY_SETUP:=. /soft/synplify.setup
24
SYNPLIFY_SETUP:=date
25
 
26
#######################################################################
27
all: synthesis
28
default_target: help
29
 
30
synthesis: syn
31
 
32
##### HELP target #####
33
help:
34
        @echo ""
35
        @echo " Current project:   $(PROJECT)"
36
        @echo " Current directory: $(CUR_DIR)"
37
        @echo ""
38
        @echo " Available targets :"
39
        @echo " =================="
40
        @echo " make              : print this text"
41
        @echo " make synthesis    : synthesize design using Synplify to get netlist"
42
        @echo " make sim          : compile and run simulation RTL-design using ModelSim"
43
        @echo " make sim-gui      : compile and run simulation RTL-design using ModelSim with GUI"
44
        @echo " make clean        : remove all temporary files"
45
        @echo ""
46
 
47
##### SIM target #####
48
sim:
49
                @cd $(SIM_DIR);\
50
                $(MENTOR_SETUP);\
51
                vsim -c -quiet -do gost28147-89.tcl;\
52
                cd $(CUR_DIR);
53
sim-gui:
54
                @cd $(SIM_DIR);\
55
                $(MENTOR_SETUP);\
56
                vsim -do gost28147-89_gui.tcl;\
57
                cd $(CUR_DIR);
58
 
59
 
60
##### SYN target #####
61
syn:
62
                @cd $(SYN_DIR);\
63
                $(SYNPLIFY_SETUP);\
64
                synplify_pro -enable64bit -batch synplify.tcl;\
65
                cd $(CUR_DIR);
66
 
67
##### PHONY target #####
68
.PHONY : clean syn sim
69
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.