OpenCores
URL https://opencores.org/ocsvn/gpib_controller/gpib_controller/trunk

Subversion Repositories gpib_controller

[/] [gpib_controller/] [trunk/] [prototype_1/] [fpga/] [xilinx_prj/] [default.wcfg] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 Andrewski
2
3
   
4
   
5
   
6
      
7
         
8
            
9
            
10
            
11
            
12
            
13
            
14
            
15
            
16
            
17
            
18
            
19
            
20
            
21
         
22
      
23
   
24
   
25
   
26
      reset
27
      reset
28
   
29
   
30
      clk
31
      clk
32
   
33
   
34
      di[7:0]
35
      di[7:0]
36
   
37
   
38
      atn_in
39
      atn_in
40
   
41
   
42
      dav_in
43
      dav_in
44
   
45
   
46
      nrfd_in
47
      nrfd_in
48
   
49
   
50
      ndac_in
51
      ndac_in
52
   
53
   
54
      eoi_in
55
      eoi_in
56
   
57
   
58
      srq_in
59
      srq_in
60
   
61
   
62
      ifc_in
63
      ifc_in
64
   
65
   
66
      ren_in
67
      ren_in
68
   
69
   
70
      data_in[15:0]
71
      data_in[15:0]
72
   
73
   
74
      reg_addr[14:0]
75
      reg_addr[14:0]
76
   
77
   
78
      strobe_read
79
      strobe_read
80
   
81
   
82
      strobe_write
83
      strobe_write
84
   
85
   
86
      do[7:0]
87
      do[7:0]
88
   
89
   
90
      output_valid
91
      output_valid
92
   
93
   
94
      atn_out
95
      atn_out
96
   
97
   
98
      dav_out
99
      dav_out
100
   
101
   
102
      nrfd_out
103
      nrfd_out
104
   
105
   
106
      ndac_out
107
      ndac_out
108
   
109
   
110
      atl
111
      atl
112
   
113
   
114
      cwrc
115
      cwrc
116
   
117
   
118
      atl
119
      atl
120
   
121
   
122
      eoi_out
123
      eoi_out
124
   
125
   
126
      srq_out
127
      srq_out
128
   
129
   
130
      ifc_out
131
      ifc_out
132
   
133
   
134
      ren_out
135
      ren_out
136
   
137
   
138
      data_out[15:0]
139
      data_out[15:0]
140
   
141
   
142
      interrupt_line
143
      interrupt_line
144
   
145
   
146
      debug1
147
      debug1
148
   
149
   
150
      data_in_1[15:0]
151
      data_in_1[15:0]
152
   
153
   
154
      reg_addr_1[14:0]
155
      reg_addr_1[14:0]
156
   
157
   
158
      strobe_read_1
159
      strobe_read_1
160
   
161
   
162
      strobe_write_1
163
      strobe_write_1
164
   
165
   
166
      do_1[7:0]
167
      do_1[7:0]
168
   
169
   
170
      output_valid_1
171
      output_valid_1
172
   
173
   
174
      atn_out_1
175
      atn_out_1
176
   
177
   
178
      dav_out_1
179
      dav_out_1
180
   
181
   
182
      nrfd_out_1
183
      nrfd_out_1
184
   
185
   
186
      ndac_out_1
187
      ndac_out_1
188
   
189
   
190
      eoi_out_1
191
      eoi_out_1
192
   
193
   
194
      srq_out_1
195
      srq_out_1
196
   
197
   
198
      ifc_out_1
199
      ifc_out_1
200
   
201
   
202
      ren_out_1
203
      ren_out_1
204
   
205
   
206
      data_out_1[15:0]
207
      data_out_1[15:0]
208
   
209
   
210
      interrupt_line_1
211
      interrupt_line_1
212
   
213
   
214
      clk_period
215
      clk_period
216
   
217

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.