URL
https://opencores.org/ocsvn/gpib_controller/gpib_controller/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
3 |
Andrewski |
--------------------------------------------------------------------------------
|
| 2 |
13 |
Andrewski |
--This file is part of fpga_gpib_controller.
|
| 3 |
|
|
--
|
| 4 |
|
|
-- Fpga_gpib_controller is free software: you can redistribute it and/or modify
|
| 5 |
|
|
-- it under the terms of the GNU General Public License as published by
|
| 6 |
|
|
-- the Free Software Foundation, either version 3 of the License, or
|
| 7 |
|
|
-- (at your option) any later version.
|
| 8 |
|
|
--
|
| 9 |
|
|
-- Fpga_gpib_controller is distributed in the hope that it will be useful,
|
| 10 |
|
|
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
|
| 11 |
|
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
| 12 |
|
|
-- GNU General Public License for more details.
|
| 13 |
|
|
|
| 14 |
|
|
-- You should have received a copy of the GNU General Public License
|
| 15 |
|
|
-- along with Fpga_gpib_controller. If not, see <http://www.gnu.org/licenses/>.
|
| 16 |
|
|
--------------------------------------------------------------------------------
|
| 17 |
3 |
Andrewski |
-- Entity: communication
|
| 18 |
|
|
-- Date:2011-11-27
|
| 19 |
13 |
Andrewski |
-- Author: Andrzej Paluch
|
| 20 |
3 |
Andrewski |
--
|
| 21 |
|
|
-- Description ${cursor}
|
| 22 |
|
|
--------------------------------------------------------------------------------
|
| 23 |
|
|
library ieee;
|
| 24 |
|
|
use ieee.std_logic_1164.all;
|
| 25 |
|
|
use ieee.std_logic_unsigned.all;
|
| 26 |
|
|
|
| 27 |
|
|
package communication is
|
| 28 |
|
|
|
| 29 |
|
|
component Uart is
|
| 30 |
|
|
port (
|
| 31 |
|
|
reset : in std_logic;
|
| 32 |
|
|
clk : in std_logic;
|
| 33 |
|
|
---------- UART ---------------
|
| 34 |
|
|
RX : in std_logic;
|
| 35 |
|
|
TX : out std_logic;
|
| 36 |
|
|
---------- gpib ---------------
|
| 37 |
|
|
data_out : out std_logic_vector(7 downto 0);
|
| 38 |
|
|
data_out_ready : out std_logic;
|
| 39 |
|
|
data_in : in std_logic_vector(7 downto 0);
|
| 40 |
|
|
data_in_ready : in std_logic;
|
| 41 |
|
|
ready_to_send : out std_logic
|
| 42 |
|
|
);
|
| 43 |
|
|
end component;
|
| 44 |
|
|
|
| 45 |
|
|
|
| 46 |
|
|
end communication;
|
| 47 |
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.