URL
https://opencores.org/ocsvn/gpib_controller/gpib_controller/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
3 |
Andrewski |
--------------------------------------------------------------------------------
|
2 |
13 |
Andrewski |
--This file is part of fpga_gpib_controller.
|
3 |
|
|
--
|
4 |
|
|
-- Fpga_gpib_controller is free software: you can redistribute it and/or modify
|
5 |
|
|
-- it under the terms of the GNU General Public License as published by
|
6 |
|
|
-- the Free Software Foundation, either version 3 of the License, or
|
7 |
|
|
-- (at your option) any later version.
|
8 |
|
|
--
|
9 |
|
|
-- Fpga_gpib_controller is distributed in the hope that it will be useful,
|
10 |
|
|
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
|
11 |
|
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
12 |
|
|
-- GNU General Public License for more details.
|
13 |
|
|
|
14 |
|
|
-- You should have received a copy of the GNU General Public License
|
15 |
|
|
-- along with Fpga_gpib_controller. If not, see <http://www.gnu.org/licenses/>.
|
16 |
|
|
--------------------------------------------------------------------------------
|
17 |
3 |
Andrewski |
-- Entity: ReaderControlReg0
|
18 |
|
|
-- Date:2011-11-10
|
19 |
13 |
Andrewski |
-- Author: Andrzej Paluch
|
20 |
3 |
Andrewski |
--
|
21 |
|
|
-- Description ${cursor}
|
22 |
|
|
--------------------------------------------------------------------------------
|
23 |
|
|
library ieee;
|
24 |
|
|
use ieee.std_logic_1164.all;
|
25 |
|
|
use ieee.std_logic_unsigned.all;
|
26 |
|
|
|
27 |
|
|
|
28 |
|
|
entity ReaderControlReg1 is
|
29 |
|
|
port (
|
30 |
|
|
data_out : out std_logic_vector (15 downto 0);
|
31 |
|
|
------------------ gpib --------------------
|
32 |
|
|
-- num of bytes available in fifo
|
33 |
|
|
bytes_available_in_fifo : in std_logic_vector (10 downto 0)
|
34 |
|
|
);
|
35 |
|
|
end ReaderControlReg1;
|
36 |
|
|
|
37 |
|
|
architecture arch of ReaderControlReg1 is
|
38 |
|
|
|
39 |
|
|
begin
|
40 |
|
|
|
41 |
|
|
data_out(10 downto 0) <= bytes_available_in_fifo(10 downto 0);
|
42 |
|
|
data_out(15 downto 11) <= "00000";
|
43 |
|
|
|
44 |
|
|
end arch;
|
45 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.